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ABSTRACT
Low Harmonic Distortion Flash A/D Converters Incorporating 
Dynamic Element M atching Techniques
by
Bret David Steadman
Dr. Peter Stubberud, Examination Committee Chair 
Professor o f Electrical and C onçuter Engineering 
University o f Nevada, Las Vegas
New dynamic element matching techniques are shown to reduce the harmonic 
distortion and improve the spurious-free dynamic range o f flash ADCs. Resistor chain 
mismatch errors are negated by randomly rearranging the resistors each sanqjle by utilizing 
5(2*-l) digital switches and b+\ random control signals for a 6-bit flash ADC. The 
integral and differential nonlinearity o f a non-ideal flash ADC are derived for three 
common resistor chain mismatch errors; namely, geometric mismatches, linear gradient 
mismatches, and dynamic mismatches. The transfer function o f a non-ideal flash ADC is 
also derived and the converter output is shown to consist o f a scaled copy o f the input, a 
DC gain, and conversion noise that is a function of the resistor mismatches. A 
conqirehensive summary o f dynamic element matching techniques given in literature is 
provided- In addition, the DEM network introduced by Gahon and Jensen is shown to be 
equivalent to  the generalized-cube network used in parallel processing architectures. An 
alternative version o f this network that uses logic gates is also proposed.
m
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CHAPTER 1 
INTRODUCTION
As the popularity o f high-speed digital systems increases, frst analog-to-digital 
converters (ADCs) are needed to convert quickly conq)lex analog signals into streams of 
digital data. Flash ADCs are popular because they provide very high speed conversions, 
and they are relatively single to design. Maintaining speeds up to 500 Msanq>les/sec [57], 
flash ADCs are ideal for digitizing video signals [47]. Other applications include fiber­
optic communications, instrumentation, test equqnnent, medical imagfng  ̂ and high- 
definhion television [33]. New fobrication technologies and advances in design techniques 
have made 8-bit and 10-bit flash ADCs common [47]. îfigher resolutions are limited 
primarily by size constraints and power requirements. These limitations occur because the 
flash ADC architecture doubles in size for every bit o f resolution added. For example, an 
8-bit flash ADC contains approximately 10,000 transistors and appears more like a 
memory chip than an analog ch^. A 10-bit flash ADC can contain more than 40,000 
transistors.
Flash ADC architectures rely on equal valued, o r matched, congonents to operate 
properly. If  the components are matched then mmimal distortion will appear in the output 
signal. However, in practice, congx)nent mismatch errors are created during the 
manufacturing process because o f inaccurate fabrication technologies [2]. After 
fabrication, additional conqx)nent mismatch errors can be generated by tenq>erature 
gradients across the circuit, component aging, and component noise [17], [34].
1
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Component mismatches in a  flash ADC result in conversion noniinearity, which 
reduces the signal-to-noise ratio (SNR) o f the ADC and lowers its effective number o f bits 
(ENB). For exanq>le, an 8-bit converter may only operate with the accuracy o f a 7-bit 
converter if component mismatches are present. The noniinearity due to component 
mismatches also produces harmonics o f the iiqiut signal resulting in harmonic distortion 
that reduces the ADC's spurious-free dynamic range (SFDR).
Several different techniques have been developed to diminish the effects o f 
component mismatches in a flash ADC. For example, mismatch errors can be reduced by 
physically trimming mismatched conqwnents after they are manufactured [35], [36]. 
Autocalibration architectures, which detect mismatch errors at the output o f the converter 
and conqiensate automatically, have also been designed [54]-[56]. Recently, unusual 
methods have been used to design high precision conponents, which inherently have very 
small mismatch errors [48]. Although effective, these techniques are costly because they 
require extra time, wafer real estate, and labor.
Dynamic element matching (DEM) is an inexpensive process that has been used to 
eliminate the effects o f component mismatches in multi-bit digital-to-analog converters 
(DACs) [4], [5], [8]-[14]. By appfying the concept o f time averaging, DEM eliminates 
harmonic distortion and inproves the SFDR o f multi-bit DACs. Several different DEM 
techniques have been developed, including analog techniques, which use electronic 
switches, and d%ital techniques, which scramble the bits o f the input signal. The latter are 
most prevalent because they rely on well-studied parallel processing architectures, and 
they are cost effective and simple to  inplement. Dynamic element matching can also be 
used to reduce the harmonic distortion o f flash ADCs. Simulated results given in this 
thesis demonstrate that the SFDR o f  an 8-bit flash ADC can be inproved by as much as 
21 dB if DEM techniques are pp lied . Furthermore, this thesis shows that DEM can be 
used as a cost effective alternative to the other methods that reduce component 
mismatches in a flash ADC.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
3
Chapter 2 presents the fundamentals o f analog-to-digital conversion and introduces 
the flash ADC architecture. In Chapter 3, a non-ideal flash ADC is anafyzed for three 
different types o f resistor chain mismatches. The transfer function of a flash ADC with a 
geometric mismatched resistor chain is also derived. In Chapter 4, a comprehensive 
summary o f the DEM techniques found in the literature is presented. C hp ter 4 also 
introduces the stochastic flash DAC and shows that all digital DEM networks belong to a 
class o f networks called multi-stage interconnection networks (MINs). Furthermore, an 
anafysis o f the Full Randomization DEM (FRDEM) network developed by Galton and 
Jensen in [10]-[13] is provided, and a logic-based version o f the FRDEM network is 
introduced. The Logic FRDEM network is shown to be a conpetitive alternative to the 
FRDEM network in that the hardware o f the network can be implemented with logic gates 
instead o f digital switches. The Logic FRDEM network is also easy to inplement with 
PLAs and has the potential to be faster than the FRDEM network. Chapter 5 applies 
DEM techniques to the flash ADC and proves conceptually and statistical^ that DEM can 
reduce the effects o f component mismatches. A new hardware efficient DEM switching 
network, which can easily be incorporated into the flash ADC architecture, is also 
introduced and simulated. The simulation results, which are represented by power 
spectral density (PSD) plots and performance metrics, manifest a very high SFDR and a 
SNR that is conparable to the SNR demonstrated by normal flash ADC. Conclusions and 
suggestions for further research are given in Chapter 6.
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CHAPTER 2
FUNDAMENTALS OF FLASH ANALOG- 
TO-DIGITAL CONVERSION
In this chapter, the basic principles o f analog-to-digital (A/D) conversion theory 
are presented and two common analog-to-digital converter (ADC) input/output 
characteristics are described. Quantization noise is also discussed and some o f the most 
common ADC performance metrics are defined. The chapter also describes an ideal flash 
ADC architecture and presents a  derivation o f the ideal flash ADC trans&r functiorr
2.1 An Overview of Analog-to-Digital Conversion
A system level illustration o f the A/D conversion process is shown in Figure 2.1, 
which depicts two physical devices that are controlled by an external clock with a period 
o f T. The sample and hold (S/H) device acquires a sample o f the analog or continuous­
time input signal, xjif), every T seconds and holds the amplitude constant for the length o f 
the sampling period, xj^t) is the output signal o f the S/H and is a continuous staircase- 
type signal The A/D converter converts x„(r) into the binary output code, yg[n].
^a(0 y Sanple and Xoif)^ A/D yalril
Hold Converter
Î I
T T
Figure 2.1. System level illustration o f A/D conversion [31].
4
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Sanyle and Hold
Zero-order
hold
hoit)
Xg(f)
F%ure 2.2. Model o f an ideal sample and hold [31].
An ideal sanple and hold (S/H) device can be modeled by the system illustrated in 
Figure 2.2 where the analog input, is multiplied by the uniform impulse train, s(f), 
where
^ (0=  ^ (?(f-M T ).
(2.1)
This operation produces another impulse train, x/J), where
x,(j) = x^{t)'^Sit-nT)
/i~̂ o
=  '^x^{nT)Sit-nT).
"=-« (2.2)
By convolvii^ the impulse train, x/f), with the zero-order hold impulse response,
the sample and hold output, x^(f), can be written as
Xoit) = h^it)*xXt)
= A)(0 * X
(2.3)
where
I 0, otherwise. (2.4)
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To illustrate the operation o f a S/H, consider the analog input, xj[t), shown in 
Figure 2.3(a). I f  the sangling period, T, is 32 times greater than the period o f the 
sinewave then an ideal S/H would generate the signals, xjit) and xj(j), shown in Figure 
2.3(b) and Figure 2.3(c), respectively.
1
0
1
0 0.2 0.4 0.80.6 1
(a)
?  ^ "  . . j ! : ;
-1
0 0.2 0.4 0.6 0.8 1
(b) t
1
S  o k
-1 ----
0.2 0.4 0.6 0.8 1
(c) /
Figure 2.3. Example waveforms illustrating different stages of the sample and hold 
process, (a) Analog input Xg(t). (b) Sampled input x,(/). Each line is a unit inqjulse 
function, 6(0. (c) Staircase waveform x^(t).
An ideal A/D converter can be modeled by the system illustrated in Figure 2.4 
where the continuous-time to discrete-time converter (CDC) converts the staircase 
waveform, Xg(t), into the discrete-time signal, x[n], so that x[ri\ = xJjtT).^ The quantizer 
converts the real number sequence, x[n], into an integer sequence, y[n], typically by 
truncation or rounding. Quantization is a nonlinear operation because a discrete-time 
signal, which can contain an infinité number of amplitudes, cannot always be represented
^In practice, the S/H and the quantizer perform the CDC operation.
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by a  digital signal, which contains a finite set o f codes. The quantization operation can be 
written as
y M  =  Q{x[ri\} (2.5)
where Q{-} represents the quantization operator. The coder in Figure 2.4 converts the 
quantizer output, y[n], into an appropriate binary code, Coding is also a nonlinear
operation because coders have maximum and mmîmiim output limits which are specified 
by the number o f available output codes.
A/D Converter
CoderCDC Quantizer
Figure 2.4. Model o f an ideal A/D converter.
2.2 ADC Codes
ADCs can generate many different digital codes, includii^ the oflfeet binary, two's 
complement, ofifeet thermometer, and gray codes. Table 2.1 lists these codes fi)r a 3-bit 
ADC.2 The ADC output signal, yg[n], in Figure 2.4 is most frequently represented with 
the oflfeet binary code shown in Table 2.1. However, the two's complement code, also 
shown in the table, is frequently used when the ADC's digital output is supplied to a 
microprocessor. Internally, 6-bit flash ADCs produce a thermometer code where each 
integer j  is represented by a binary sequence o f j  consecutive ones in the least-significant- 
bits (LSBs) and k  consecutive zeroes in the most-significant-bhs (MSBs), such that k  = 2*- 
y-1. This code is called a thermometer code because o f its resemblance to a thermometer 
when written as a column vector.
^The thermometer code and the binary code in Table 2.1 are oflfeet in such a  way that 
negative decimal values can be represented.
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Some ADCs use the gray code in Table 2.1 to detect sparkles that occasional^ 
appear at the output o f a flash ADC. A sparkle, or bubble, is generated if one or more o f 
the ADC comparators malfunctions temporarily. For example, if a flash ADC internal^ 
miscreates the code 00111011, a sparkle has been generated at the third bit position o f  the 
code. This code is called a sparkle code because the zero that ^>pears in the thermometer 
code 00111111 is incorrect. Gray codes can be used to detect sparkle codes because the 
transition from one gray code to the next changes onfy one bit. Techniques Jfor using gray 
codes to suppress sparkle codes can be found in [34] and [36].
Table 2.1. Common codes that are used to represent the outputs o f 3-bit ADCs.
p. . , Oflfeet Two's Offset ^
Binary Complement Thermometer
3 111 Oil 1111111 100
2 110 010 0111111 101
1 101 001 0011111 111
0 100 000 0001111 110
-1 O il 111 0000111 010
-2 010 110 0000011 o i l
-3 001 101 0000001 001
-4 000 100 0000000 000
2 3  ADC Terminology
In general, the number, N, o f  quantization levels o f an ADC, is determined by the 
number, b, o f bits, such that
N  = 2 \  (2 .6)
An ADC is called a uniform ADC  if  the ADC's quantization levels are equally spaced. A 
nonuniform ADC  is characterized by uneven spacing between adjacent quantization levels.
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In this thesis, onfy uniform ADCs are considered. An ADC that operates on both positive 
and negative iiçu t signals is called a bipolar ADC, vdiereas, an ADC that operates on 
either positive or negative input s%nals, but not both, is called a unipolar ADC.
The fiill-scale level, FS, o f an ADC is defined as the maxrmnm peak-to-peak input 
voltage that the ADC is able to convert properly. Thus, if an ADC can property convert 
iiq)ut signals ranging from 10 V  to -10 V , the full-scale level o f the ADC would be 20 V. 
The qiumtization step size, q, for a 6-bit uniform ADC is defined as
FS FS
N  2* (2.7)
In a flash ADC thermometer code, the LSB is usually given the value o f q. Hence, the 
notations q and LSB are often used interchangeabty.
The quantization error, e^[n], is defined as
= (2.8)
where x[n] is the iiqjut and y\n\ is the output o f the quantizer in Figure 2.4. Other 
term m olo^ used to describe ADCs can be found in [16].
2.4 ADC Input/Output Characteristics
Figure 2.5 shows input/output (I/O) characteristics for two 3-bit uniform b ^ I a r  
ADCs without coders. Figure 2.5(a) illustrates the I/O characteristic for the first ADC, 
which quantizes by truncation, and Figure 2.5(b) illustrates the I/O characteristic for the 
second ADC, Wiich quantizes by rounding. Each ADC is assumed to have a uniform 
quantization step size equal to 1 LSB and a full-scale level equal to 8 LSBs. Furthermore,
the nq>ut to each ADC is assumed to be the continuous-time signal xjit) measured in
LSBs. Each ADC output, y{ri\, is a muhçle o f  1 LSB.
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“i: - 2 -
- 4 -
-4 -2 -1 0
(a)
^  -2K
- 4 -
-2 -1 0
(b)
2  3 4
x„(0(LSB)
Figure 2.5. ADC input/output characteristics for two 3-bit uniform bipolar ADCs, (a) 
The first ADC performs quantization by truncation, (b) The second ADC performs 
quantization by rounding.
gg 0 5-
X  0-, 
%
^ -0.5 i-
-1
0
(a)
2 3 4
x^(0(LSB)
I
-0.5-
-1
-1 0
(b)
2 3 4
XaO) (LSB)
Figure 2.6. Quantization error plots corresponding to the two I/O characteristics in Figure 
2.5. (a) Quantization error due to truncation, (b) Quantization error due to rounding.
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The truncation I/O characteristic in Figure 2.5(a) has an equal number of 
quantization levels on each side o f the x-axis. A level at zero is not possible because the 
quantizer has an even number o f quantization levels. Thus, if the input x j f )  = 0, the 
output code could be either o f two codes. On the other hand, the rounding I/O 
characteristic shown in Figure 2.5(b) is identical to the truncation I/O characteristic except 
that the characteristic is shifted to the left by q!2. As a result, the first and last 
quantization levels have unequal widths. Excluding the level at zero, a rounding ADC has 
N/2 quantization levels for negative values, and N/2 - 1 levels for the positive values. In 
high resolution ADCs this difierence o f one quantization level is usualty inconsequential 
[31].
Figure 2.6 illustrates the quantization error corresponding to the I/O 
characteristics in Figure 2.5. Figure 2.6(a) indicates that the range o f the quantization 
error, e,[n], for a bipolar ADC that uses truncation is
-q< e^[n]< 0  (2.9)
when
- F S /2  < x[n] <FS12. (2 jq)
Figure 2.6(b) indicates that the quantization error of a b ^ la r  ADC that uses rounding is
-q /2 < e^[n ]< q /2
when
-F S /2 < x [ n ] < F S /2 -q /2 .
When the input level to a roundup ADC is FS/2 (or F5 in a unipolar system) the 
quantization error reaches -q because a discrete level cannot be assigned to the positive 
reference value if one has already been assigned to the negative reference value.
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2.5 Quantization Error
The classical method for analyzing the quantization error in an ADC models the 
quantizer in Figure 2.4 ly  a system that sums the input signal, x[n], and the quantization 
error, as illustrated in Figure 2.7 [31]. The quantization error is modeled
statistically as a stationary white-noise random process that is uncorrelated with the input 
signal. Furthermore, the probability distribution o f the error process is assumed to be 
uniform over the range o f the quantization errors. The ii^ u t signal is also assumed to be a 
signal that varies in an unpredictable nature, such as music or speech. The advantage o f 
this model is that its quantizer transfer fonction is linear.
 Quantizer
: e
e^n]
yjn]
Figure 2.7. Model used to represent the quantizer in Figure 2.4.
Using the model described above, the quantization error caused by truncation can 
be modeled as a white-noise process with a uniform pdf over [-^,0]. Thus, for a 
truncating quantizer, e^\ri\ has a mean o f -q!2 and its variance is
’ 12 (2.13)
Similarly, the quantization error for a rounding quantizer can be modeled as a white-noise 
process with a uniform pdf over [-g/2,^/2]. For a rounding quantizer, e,[n] has a mean of 
zero and a variance given by (2.13). Thus, the average quantization noise level for 
rounding is less than the avertie quantization noise level for truncation.
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Although the quantization error model discussed above is commonly used, the 
model is not strictty valid. For example. Figures 2.5 and 2.6 indicate that the quantization 
error is a  deterministic function o f the input signal, and therefore, the quantization error is 
not independent o f the input signal as assumed [53]. Nevertheless, the model discussed 
above has wide application and typically gives good results when the input signal 
approximates a  random signal. Further information about the classical error model and 
quantization noise spectra can be found in [20], [53], and [58].
2.6 Performance Metrics
An ADC's performance can be characterized by several different metrics. In this 
section, a  few o f the most common metrics, including signal-to-noise ratio, spurious-free 
dynamic range, nonlinearity, integral nonlinearity, differential nonlinearity, and effective 
number o f bits are discussed.
2.6.1 Signal-to-Noise Ratio
The signal-to-noise ratio (SNR) o f an ADC is defined as
SNR = 101og dB
(2.14)
where q ,  ̂ is the variance o f the input signal, x jt) . Substituting (2.13) into (2.14), an
ADC's SNR can be written as
(  120-̂   ̂
SNR = 101og|— ^ = lOlog
9 y 
= 10.8 + 6.026+ 10 log
12o i 2^ '
FS^
dB
dB.
(2.15)
If  the input to an ideal quantizer is a sinewave that has a peak amplitude FS/2, then the 
variance o f the input signal is FS^/8, and
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SNR= 10.8+6.026 + lO lo g ^ ^ ^  dB
= 6.026 +1.76 dB. (2.16)
Manufecturers frequently measure the SNR o f a febricated ADC and compare the 
measured SNR with the SNR given by (2.16).
2.6.2 Spurious-free Dynamic Range
An ADC's spurious-free dynamic range (SFDR), which is usualty expressed in 
decibels, is the ratio of the power o f a full-scale input signal to the power o f the highest 
harmonic or spurious tone spearing  in the output frequency spectrum [33]. Thus, the 
SFDR indicates how fer below the iiq)ut signal the largest spurious tone exists. A 
spurious tone is any undesirable frequency that appears in the ADC output spectrum 
above the level o f the quantization noise floor.
2.63 Nonlinearity
Conversion nonlinearity occurs if the quantization levels o f an ADC input/output 
characteristic have different widths. In flash ADCs, these errors are primarify a result of 
mismatched components. To illustrate nonlinearity. Figure 2.8 shows two I/O 
characteristics for a pair o f 3-bit unipolar ADCs that quantize by rounding. In particular. 
Figure 2.8(a) illustrates a characteristic o f an ideal ADC, and Figure 2.8(b) illustrates a 
characteristic o f a non-ideal ADC that exhibits nonlinearity. The two nonlinearity metrics, 
integral nonlinearity (INL) and differential nonlinearity (DNL), shown in Figure 2.8(b) are 
used to indicate the accuracy o f the A/D conversion.
In Figure 2.8(a) a straight line has been drawn through the midpoints o f each of the 
quantization levels. If the input signal is equal to any o f these midpoints, the quantization 
error will be zero. As the value o f the input signal moves away from these midpoints, the 
quantization error increases until it reaches a maximum o f ±q!2. The straight line in
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Figure 2.8(b) corresponds with the straight line in Figure 2.8(a). Because the midpoints o f 
the quantization levels in Figure 2.8(b) are shifted to the left, the average quantization 
error o f the nonlinear converter is larger.
8/8
7/8 111 
6/8 110 
5/8 101 
4/8 100 
3/8 O il 
2/8 010 
1/8 001 
0 000
Code
midpoints
/
/
/
/
/
1 LSB
J  I I L
q 2q 3q 4q 5q 6q Iq  Sq x(t)
FS
(a)
1 LSB
7/8 111
6/8 110
5/8 101
4/8 100
3/8 O il
2/8 010
1/8 001
q 2q 3q 4q 5q 6q Iq  Zq x(t)
FS
(b)
Figure 2.8. Input/Output characteristics for two 3-bit unipolar ADCs that quantize by 
roundii^. (a) Ideal ADC I/O characteristic, (b) Non-ideal ADC I/O characteristic 
defrning integral nonlinearity (INL) and differential nonlinearity (DNL).
2.6.3.1 Integral Nonlinearity
The integral nonlinearity o f an ADC is defined as the maximum deviation of code 
midpoints from their ideal locations [34]. The INL represents the total amount o f error 
exhibited by an ADC excluding the quantization error. As indicated in Figure 2.8(b), the 
quantization level midpoint that exhibits the largest shift away from the straight line is used 
to determine the INL.
2 .6 3 3  Differential Nonlinearity
Figure 2.8(b) also illustrates the differential nonlinearity (DNL) o f an ADC. The 
DNL o f an ADC is defined as the maximum difference between two consecutive code 
midpoints minus the ideal value o f 1 LSB [34]. Thus, if a code midpoint is 1.4 LSBs
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greater than the previous code midpoint, the DNL would be equal to 0.4 LSB. I f  the 
DNL is greater than 1 LSB a code will be missed.
2.6.4 Effective Number of Bits
The effective number o f bits (ENB) o f an ADC is defined as
_ _  S N R -1.76 dB ENB = -------------------
6.02 dB (2.17)
if the input to the ADC is a full-scale sinewave. The ENB characterizes the overall 
performance o f an ADC because it accounts for the accumulative effects o f quantization 
error, integral nonlinearity, differential nonlinearrty, missing codes, and other noise sources 
[36].
2.6.5 Other Metrics
Other performance metrics that are used to evaluate the operation o f ADCs 
include gain error, offeet error, monotonicity, differential phase, total harmonic distortion, 
and intermodulation distortion [33]-[36]; however, these metrics are not used in this 
thesis.
2.7 The Flash Analog-to-Digital Converter
The flash ADC is often called a parallel, distributed, or simultaneous converter 
because it generates all o f the bits in the quantizer output code, y{n], at the same time. 
Figure 2.9 illustrates the basic architecture o f an ideal unipolar flash ADC where the 
resistor chain consists o f N  equivalent resistors connected in series. The configuration o f 
the resistor chain determines whether the quantizer performs truncation or rounding. For 
exanple, the R-2R-3R configuration illustrated in Figure 2.10(a) creates the rounding I/O
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characteristic depicted in Figure 2.5(b).^ The single resistor, R, at the bottom o f the R- 
2R-3R chain creates the q/2 offeet in the roundmg I/O characteristic. The R-R-R resistor 
configuration in Figure 2.10(b) generates the truncation characteristic depicted in Figure 
2.5(a).
The R-R-R resistor chain in Figure 2.9 divides the reference voltage, into N-\ 
node voltages, which are labeled fi-om Fj to Fy.j. Each node voltage, Vj, where y = 1, 2,
, N -\, is q volts less than the previous node voltage P^j, such that P^, - P̂  = q. Each 
node o f the resistor chain is connected to one o f N-l identical coaq)arators, each o f which 
are tied to the input signal, x[ri\. The hq)ut signal, x[ri\ = xJjiT), corresponds to the 
discrete-time signal x\n] in Figure 2.4. Therefore, the flash ADC illustrated in Figure 2.9 
performs the sample and hold operation internally. Most flash ADCs do not require an 
external sanqple and hold device because the conq>arators perform the S/H operation. A 
typical flash ADC conparator, as shown in Figure 2.11, consists o f an amplifier and a 
latch, each o f which are controlled by an external clock signal <f). When the clock signal ^ 
is high, the anq)lifier tracks the irq)ut signal x jt) , and when the clock signal <f) is low the 
latch stores the difference between xjit) and Vj.
To illustrate the operation o f a flash ADC, consider a discrete-time input signal, 
x[n], where Fĵ ^<x[n]<Vj. For this signal, the comparator outputs in Figure 2.9 are
f l, for A: = 13," - ,7 -1
” | o ,  for^ =  7 ,7 + l,-"iV^-l
which can be written as a thermometer code such as the one listed in Table 2.1. The 
thermometer decoder in Figure 2.9 converts the (iST-l)-bit thermometer code into a 6-bit 
binary code, using logic.
^The R-2R-3R configuration is often referred to a s th e ^ R - R - ^ R  configuration.
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A
R■ff
R̂ j+i.
Rj
yj-i
Ri
Vi
18
AC.I
y W = 2
F%ure 2-9. Flash analog-to-digital converter for a 6-bit system with 2* identical resistors 
and 2*-l identical comparators.
R^: 3R$ R\
R^^: 2R\
R: 2R\
R\
R
Rz. 2R\
Rx'. R : R $
(a) (b)
F^ure 2.10. Two common resistor chain configurations, (a) Rounding (R-2R-3R). (b) 
Truncation (R-R-R).
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Latch
Figure 2.11. Typical flash ADC conçarator architecture.
2.8 Transfer Function of an Ideal Flash ADC
The quantizer output, y[ri\, in Figure 2.4 can be calculated for a flash ADC by 
summing the ADC's thennometer code outputs such that
yM = yi{n] +>^2 W + "
N - \
y=i (2.18)
where
fl, i fx W > F -
jo , i£x[n]<Vj
(2.19)
Assuming no sparkles appear, (2.19) can be used to determine the corresponding 
thermometer code. The transfer function o f an ideal flash ADC can be found by 
substituting (2.19) into (2.18), which inçlies that
y\ri\ = j  where F) < x[n] <
(2.20)
Thus, at time n, the discrete-time kçut voltage x[n] is compared to all o f the node 
voltages o f the resistor chain and the output, y[n], is assigned the number o f the node that 
corresponds to the highest node voltage that x[n] exceeds.
Assuming that the flash architecture contains an R-R-R resistor chain, the chain 
node voltages, Vj, are
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(2.21)
which inq^lies that
' 4 (2.22)
Substituting (2.22) into (2.20) the quantizer output, y[ri\, can be expressed as
V
= — )%foere Vj < x[n] <
xM  
q
(2.23)
where L*J represents the floor operation (or truncation). Equation (2.23) indicates that an 
ideal flash A D C  produces a scaled version o f the input signal, x[n], and that the AID 
conversion is nonlinear. Substituting (2.23) into (2.8), the quantization error, e^\n], for an 
ideal truncating flash ADC can be written as
^ ln \  = A n]-x\.n]
x[ri\
(224)
Equations (2.23) and (2.24) can be modified to characterize bipolar converters by 
subtracting the bipolar converter's negative reference voltage fi’om the results given in 
each equatiorL Also, similar expressions can be found for the rounding (R-2R-3R) flash 
ADC architecture.
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CHAPTERS
MATHEMATICAL ANALYSIS OF 
NON-IDEAL FLASH ADCS
In practice, the resistors and comparators in a flash ADC are not identical as 
assumed in Sections 2.7 and 2.8. Manufecturing processes introduce small conq}onent 
deviations, which are called mismatch errors. Mismatch errors adversefy affect the 
performance o f a flash ADC by increasing the converter's nonlinearity which results in 
harmonic distortion.
In this chapter, mathematical expressions are derived that characterize the 
operation o f a flash ADC with a mismatched resistor chain. These expressions include the 
effects o f dynamic mismatches, linear gradient mismatches, and geometric mismatches. 
Other flash ADC error sources are also reviewed. Furthermore, the transfer flmction o f a 
non-ideal flash ADC that contains a geometric mismatched resistor chain is derived. 
Because very little has been published about resistor chain mismatch errors and their 
relationship to flash ADCs, many of the equations derived herein are novel
3.1 Flash ADC Error Sources
In addition to quantization errors, other errors such as reference voltage errors, 
comparator errors, and resistor chain errors can effect the performance o f a flash ADC. 
The following sections provide mathematical expressions that can be used to model these 
errors.
21
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3.1.1 Reference Voltage Errors
As indicated by (2.7) the quantization step size, q, is directly proportional to the 
reference voltage, o f a flash ADC. Therefore, rf exhibits any error, the error will
be translated to the quantizer output, y[n], according to (2.23). For example, if 
exhibits a 0.1% ripple, a 0.1% ripple error will ^ p ea r at the ADC output [45]. Because 
the reference voltage directly affects the accuracy of flash ADCs, reference voltage 
supplies must be designed precisely. Reference voltage suppfy design techniques can be 
found in [33]-[36], and [46]. Throughout this thesis the reference voltage is assumed to 
be ideal
3.1.2 Comparator Errors
As discussed in Section 2.7, the conçarators used by a flash ADC are high gain, 
positive feedback operational an^liflers followed by latches. Thus, conqjarator errors can 
be generated in either the op anqjs or the latches. Comparator errors can be classified as 
either dynamic (time-varying) errors, which are a flmction o f the input signal, the sanqiling 
rate, and the operating tençerature o f the converter, or static (time-invariant) errors, 
which are a  flmction o f the discrete components.
Sarrçîling delay errors, metastable state errors, and slew-rate limitation errors are 
exanq)les o f dynamic conq)arator errors. Sanq)ling delay errors, which occur most often 
when high firequency irq)ut signals are used [41], are caused by comparator latches that 
switch too soon. These errors produce sparkle codes, which increase the differential and 
integral nonlinearity of a flash ADC. Comparator metastable state errors, which are 
generated whenever the conqiarator output settles to a state between a logic 0 and a logic 
1, can also produce sparkle codes. I f  the MSB of the output code is affected, the error 
due to a metastable state can be as large as full-scale [41]. Metastable states occur most 
frequently when the input signal to the flash ADC is at a very low frequency [41]. Slew-
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rate limitation errors, which are caused by slew rate ItmTtmg in the op anq>s, increase the 
harmonic distortion of a converter and decrease its signal-to-noise ratio [41].
Static conq)arator errors can be generated by mismatched components and op amp 
oflfeet voltages. For exanqjle, the op amp illustrated in Figure 2.11 requires passive 
conqx>nents to produce positive feedback. If  these passive conqx)nents are not equivalent 
to all o f  the other components in the other conq)arators, mismatch errors will result. In 
addition, each o f the op amps needs to perform the same as the others. I f  adjacent 
conq)arator op anq)s have large oflfeet voltages with opposite polarities, output codes can 
be missed [34], [35].
3 .13  Resistor Chain Errors
A resistor mismatch error is defined as the difference between the actual resistor 
value and the resistor's designed value. ̂ Nhithematically, each resistor in a flash ADC 
resistor chain can be written as
R, = R + AR, (3.1)
where /?, is the actual resistor value for the resistor connected between nodes i  and /-I in 
Figure 2.9, R  is the designed value (ideal value), and A/?, is the mismatch error exhibited 
by the resistor cormected between nodes i and /-I. The mismatch error is also commonly 
expressed as a percentage o f R, o r statistically, as a standard deviation from the mean o f 
all the resistor values in the chain, which equals R.
3.13.1 Dynamic Mismatch Errors
Similar to comparator errors, resistor chain errors can be categorized as dynamic 
mismatch errors and static mismatch errors. A resistor mismatch error that varies with
'Typically, the resistors in a flash ADC resistor chain are designed to have values ranging 
from 10 to 100 Q.
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time is called a dynamic mismatch error. Because dynamic mismatch errors are difScult to 
quantify, they are often modeled with random variables. Two common sources o f resistor 
chain dynamic mismatch errors are parasitic capacitances and thermal resistance.
C3
R,
Ri
Ri
Figure 3.1. A resistor chain with parasitic capacitances that dynamically distort the node 
voltages of the chain.
Parasitic Capacitances
In a flash ADC, the op an?) in each corrç)arator exhibits a variable irput 
capacitance. Each hq)ut c^acitance is a function o f the con^aralofs position in relation 
to all o f the other conq)arators coimected to the resistor chain, and the frequency and 
anq>litude o f the quantizer input signal, x[ri\. Each input capacitance is also connected to 
the flash ADC resistor chain as shown in Figure 3.1. Therefore, a flash ADC resistor 
chain can be modeled as a chain o f RC time constant circuits where the charging path for 
each capacitor is through the resistor chain. I f  the current flowing through the chain 
changes abruptly, the time required to charge the capacitances through the resistors causes 
the node voltages to lag the current changes, which dynamically distorts the voltage
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division o f the chain [18], [35]. Therefore, node voltage errors, Wiich are a function o f 
the RC time constants, can be generated resulting in conversion nonlinearity.
Thermal Resistance
The thermal resistance noise, also called Johnson or Nyquist noise, exhibited by 
each resistor in a flash ADC resistor chain is another source o f dynamic mismatch error. 
Thermal resistance noise is caused by the random motion o f charge carriers in a 
semiconductor resistor and can be modeled by a gaussian probability density function (pdf) 
with a mean o f  zero and a standard deviation, vdiere
-  V4Æ7RB V. (3.2)
In (3J2), k  is Boltzmann's constant (1.38 x 10'^ J/K), T  is the tenq)erature in Kelvins, R is 
the resistance in ohms, and B is the effective bandwidth of the input signal in hertz [51].
To illustrate how thermal resistance noise can affect the linearity o f a flash ADC, 
consider an 8-bit converter with 10 V. The LSB (q) o f the flash ADC is
10 V 
N  2 '
q = = — J— = 39 mV.
If the thermal resistance noise is to have no effect on the flash ADC performance, the 
error, %, caused by thermal resistance noise should be less than the quantization noise 
error, q/2. Thus, should be less than 19.5 mV. If -  7 mV then at most 
= 19.5 mV / 7 mV = 2.7 standard deviations from the mean, R, would be considered a 
tolerable resistor mismatch error. This inq)lies that ^jproximatefy a  99% chance exists 
that the resistor mismatch error would be acceptable assuming the thermal resistance noise 
is gaussiaiL However, if the temperature was increased by nine degrees, the standard 
deviation, would increase to 21 mV as indicated by (3.2). Therefore, only 19.5 mV 
/ 21 mV = 0.93 standard deviations from R would be tolerable, implying that a 68% or less
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chance exists that the error would be acceptable. Hence, a small increase in tenq}erature 
can result in a high probability o f dynamic mismatch error.
3.13.2 Static Mismatch Errors
The two primary sources of static mismatch errors, linear gradient mismatches and 
geometric mismatches, are introduced during the febrication process. These mismatch 
errors typically do not change once the ADC has been febricated.
Linear Gradient Mismatches
Linear gradient mismatches are resistor value deviations caused by a linear 
variation in doping density or resistor width, W, from one end o f the semiconductor 
resistor chain to the other [34]. As a result, the values o f the linear gradient mismatches 
increase linearfy along the resistor chain. For example, consider a resistor chain where the 
resistors are numbered from 1 to V as in Figure 2.9 and suppose that the value o f is 
ideal It follows from (3.1) that AR, = 0. I f  the resistor chain exhibits an overall linear 
gradient mismatch error, AR^ o f 0.1%, then i?2 will exhibit a mismatch error, A/îj» o f 
0. 1% and i?3 will exhibit a mismatch error, AR^, o f 0.2%, and so on, because the mismatch 
errors are linear. In this exanple, the resistor closest to the reference voltage will exhibit a 
mismatch error, A/?y, o f (iV-l)/10%.
Geometric Mismatches
Geometric mismatches are resistor value deviations caused by mask misalignments 
and the generation o f non-uniform contact areas in the fobrication process [17], [34]. 
Assuming that the contact resistances at each end o f a semiconductor resistor are 
equivalent, the value, R, o f a frtbricated resistor can be calculated as
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where £  is the conductor length, W  is the conductor width, t is the conductor thickness, p  
is the resistivity o f  the conductor, and is the contact resistance, which is inversefy 
proportional to the area o f the contact [7]. Because the contact resistance in a resistor 
chain can contribute up to 25 percent o f the total resistance, multiple contacts and unique 
topologies are often used to reduce it [48], [50].
In practice, each o f the parameters in (3.3) exhibits mismatch errors resulting from 
the febrication process. For exanqjle, the width mismatch error, AW, and the length 
mismatch error, AL, can be caused by mask misalignment errors, which result from the 
limited edge definition capability o f lithography [34]. Ap and At can be generated by 
impurities that are introduced during implantation [7]. The geometric mismatch error, A 
Rggg, between two adjacent resistors in a flash ADC resistor chain can be obtained by 
calculath^ the differential o f iî in (3.3) [34]:^
Assuming that pLIWt »  2R^, which implies that R % pUWt, the relative mismatch can be 
approximated by
AR,ao Ap AL AW  At 2A/L
—   4--------- — .
^Mathematically, each term  in (3.4) should be written as Ax 4- q>{Ax) = where
â x  d x
(p(Ax) is ignored to errphasize the change in each parameter and to  be consistent with the 
terminology found in [34]. tp(Ax) is the difference between the difference quotient and the 
partial derivative o f the fimction^^) [60].
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Typicaify, the resistivity, p, and the thickness, t, (often combined and defined as the sheet 
resistance p , = p/t) are defined by the febrication process and are not circuit design 
parameters. Maximizing the values o f L, W, and R will mTnfmiTg the geometric mismatch 
error o f each resistor. However, increasing Z, W, and R increases the size o f the chip and 
the chip’s power requirements. Thus, a design tradeoff exists between the size of the chip 
and the acceptable mismatch error.
Because ftibricated mismatches are difficult and impractical to measure on a per 
chip basis, geometric mismatch errors are sometimes modeled as dynamic errors. For 
exanple, the values o f L  and W can be modeled as independent random variables with 
gaussian distributions [17].^ Using this assumption and (3.3), the expected value, p^, o f a 
semiconductor resistor, R, is
M R= ^[-^1 = £ P s£W = PsH lE
J _
W (3.6)
where p , = p/t and = E[L\. In (3.6), the contact resistance has been ignored. The 
variance, o f a resistor, R, is
cr^ = E [R ^]- p \=  p]E iê)
(3.7)
Because «  1 for a gaussian pdf the expectation o f can be written as
= J dW.
(3.8)
Letting y  = (W  - p^) /a ^ in  (3.8),
^The following anafysis has been taken from [17] and adapted to the application at hand. 
Note that the expected value, or mean, o f the variable / is written as p,. Similarly, the 
standard deviation o f  the variable i is written as o,.
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4 ,V2;r(ycr^+ P y)-
J _ r -   ̂ c% .
Pw
(3.9)
In (3.9), the integrand's denominator can be approximated by the Taylor series expansion
1
= l - 2 x  + 3x -4 x  4- 
(Jc + l)
Applying (3.10) to (3.9) and integrating using the error function identity.
(3.10)
\1t
(3.11)
(3.9) can be approximated by
Pw
1 + 3 - ^  
P~w (3.12)
Using a similar procedure, the mean o f VW  can be written as
1
W
J L  - f _ i
PyV 2^ _ . ( '^  + l)
In (3.13), the integrand's denominator can be approximated by the Taylor series expansion
1 2 3  — 1 —X4-X —X 4“ **.
^ + 1 (3.14)
Applying (3.14) to (3.13) and solving as before, the mean o ïM W is pproximately
e  ^ d y .
(3.13)
E ■ 1 ■ 1 ’i 4 - 4w . Pw _ Pw. (3.15)
Since L  and W are assumed to be independent random variables, (3.15) can be written as
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1+
/ 4w
The expectation o f 1} is
30
(3.16)
where is the variance o f L. Multiplying (3.12) by (3.17) results in
(3.17)
^ 1
— 2 1 + 3 - 4VJ Pw Pw_ (3.18)
Because cr^/ p g r«  1, (3.16) can be substituted into (3.6) to find the approximate mean o f 
a semiconductor resistor
Pw
1 +
Â r
^ P .P l
Pw (3.19)
Equation (3.19) is similar to (3.3) if the contact resistance is ignored. Thus, the mean o f R 
is the designed value R and the means of L and W  are just the d e se e d  values L and W, 
respectively.
Substituting (3.16) and (3.18) into (3.7) the approximate variance, o f a 
semiconductor resistor, R, can be written as
o \  = p\
Pw 4Pw
t  2 \
P l , <̂wP l
ypw Pw J
I f  (3.20) can be reduced to
(3.20)
1+3—f-+
Pw PW Pw (3.21)
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li 2, 2
Because ct̂ /  «  1, the terms 3—^  and in (3.21) are negligible when conpared
Pw
to the other two terms, thus, (3.21) can be reduced to
lAir,
Therefore, the standard deviation, o f a semiconductor resistor, R, is
(3.22)
O',
Pw
r \  
P l
2
\PwJ (3.23)
where AR^g  ̂ is the statistically calculated geometric mismatch error o f a resistor in a flash 
ADC resistor chain. Equation (3.4) defines how to calculate the geometric mismatch 
error, ARggg, precisefy. Therefore, (3.4) can be used if the actual fobrication mismatches, 
AIV, AL, At, Ap, and A/? ,̂ are known; whereas, (3.23) can be used to model the geometric 
mismatches if the fobrication mismatches are not known. As (3.23) indicates, increasing 
the design value o f JV decreases the geometric mismatch of the resistor R. This agrees 
with the results o f the static mismatch analysis given earlier.
3 .1 3 3  Resistor Mismatch Deviations Used in Literature
In DEM literature, resistor mismatches are assumed to be either linear gradient 
mismatches or geometric mismatches. Each type o f mismatch is typically modeled as a 
gaussian random variable with zero mean and a small standard deviation. For example, 
Plassche lists the following resistor deviations for 10 pm line-width processes: 0.44% for 
difiusion, 0.24% for thin film, and 0.34% for ion inplantation [2]. Carley found that a 
3 pm process using a resistor striip  o f  14 kQ exhibited resistance variations o f 0.05% [4]. 
0.1% and 1.0% linear gradient mismatches were used to obtain the results in [5]. Galton 
and Jensen used 0.5% mismatches calculated as a deviation from the value o f the least
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significant bit, q [8], [10], [13]. Some authors chose errors that were higher than typical 
process values to illustrate their techniques.
3.2 Error Models
Deriving one equation that models all o f  the conversion error sources for a flash 
ADC is difScuk because many o f the sources o f  error are dynamic. Nevertheless, at any 
given time the total conversion error is a constant value. The total flash ADC conversion 
error, ŝ gp can be approximated using the worst-case model
(3 24)
where is the sum o f all o f the static resistor mismatch errors, including geometric 
mismatch errors and linear gradient mismatch errors; Sq is the sum o f all o f the static 
comparator errors, including component mismatches, gain errors, and offeet voltage 
errors; ^ ^ is  the voltage source reference error; and gg is the dynamic error o f the entire 
converter caused by temperature changes, Johnson noise, switching conponent variations, 
and any other time-varying source [17]. Note that (3.24) does not include quantization 
error.
In general, most flash ADC error sources are correlated with each other and they 
vary with different input signals. In addition, some o f the errors are more dominant than 
others [15]. Therefore, the total conversion error expressed in (3.24) is not always 
accurate. A less conservative model that can be used to conpute is
=  y j £ ^ g + S r + S : ^ + S
(3.25)
Equation (3.25) uses the root mean square pp roach  to approximate the total error o f a 
flash ADC [15], [17].
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To illustrate the difference between the models given by (3.24) and (3.25), 
consider an 8-bit flash ADC with = 10 V. The conversion error, caused by 
mismatches and other sources is required to be less than q/2 if  the error is to have no 
effect on the flash ADC output. The quantization step size, q, can be calculated usiip 
(2.7) to be q = 10 V / 256 = 39 mV. Thus, should be less than 19.5 mV, Assuming 
that the voltage reference is ideal and that = 1 mV [17], the sum o f the resistor 
mismatch errors (static and dynamic) must be less than 18.5 mV, if the worst-case model 
is applied. On the other hand, these errors must be less than 19.47 mV if the less 
conservative model is pp lied . In practice, a circuit designer must determine a tolerable 
level o f error by settling on a  value within the range given by (3.24) and (3.25) [15].
3 3  Mathematical Derivations o f Node Voltage Errors
Mathematical expressions that relate resistor mismatches to the node reference 
voltages used by the conparators o f a non-ideal flash ADC can be derived. The following 
section presents separate derivations that relate linear gradient mismatches, geometric 
mismatches, and dynamic mismatches to the node voltages.
Suppose that the flash ADC shown in Figure 2.9 contains a resistor chain that has 
mismatched resistors.'* Because the node voltages, for /  = 1 to V-1, are a function o f 
the resistor’s values, each node voltage exhibits an error and can be written as
(3.26)
where is the actual node reference voltage, is the ideal node voltage obtained using
the resistor design value R, and Sj is the node voltage error, which is a flmction o f the 
resistor mismatches. Each node voltage, of an ideal R-R-R resistor chain can be found 
by using (2.21).
'*The types o f mismatches are not inportant in these derivations, except Mien noted.
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33.1 Node Voltage Errors from Linear Gradient Mismatched Resistor Chains
An equation similar to (2.21) can be derived for the node voltages o f  a mismatched 
R-R-R resistor chain that exhibits a static linear gradient mismatch, as shown in 
Figure 3.2(a) [34]. Assuming that the only source o f error is the linear gradient mismatch 
error, the node voltages o f the resistor chain can be written as
-PL
2R -k (y -l)A ^  j
(3.27)
Substituting P^^= q N into (3.27),
.  2R + C /- 1)AR,,
2R -f(iV -I)A /^ /^ - p ^ g )
Equation (3.28) is similar to (2.21) except that it contains an additional gain constant, 
which is a function o f the resistor mismatches.
The node voltage errors, introduced by the linear gradient mismatches can be 
found by rearranging (3.26)
(3.29)
Substituting (2.21) and (3.28) into (3.29)
2R+(J — \)AR/g 
’ 2R + iN -\)A R ,^
(N -J)àR ,g  .
(3.30)
-
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In a typical flash ADC, 2R »  (#-l)A R ^ and therefore, the node voltage errors, can 
be ^proxim ated by
_  iN - j)à R ,g  _
 -
(3.31)
=- 2R -N-
Equation (3.31) expresses the node voltage error at node y as a function o f the linear 
gradient resistor mismatches. Therefore, using (3.31) the static node voltage errors can be 
calculated if the resistor linear gradient mismatch, AR^ is known. Equations (3.30) and
(3.31) imply that the node voltage errors o f a linear gradient mismatched flash ADC can 
be reduced by increasing the resistor design value, R. However, increasing the value o f R 
increases the size o f the circuit as discussed earlier.
V PVf,
PS<r
Rn- R+(N-l)AR,g $ R+ARgeo^ N(R,oiu.)^
PL-i
.—
- --- pjv-.
— —  PL. :---- PL.
Rj*i ■ R+jARig 0 R+ARgecy, Af(R,crv) J
:---- —  p; ---- PS
R,: R+0'-l)ARig $ R-FARgeo,
p̂-1 ---- PS-.
---- PS —  PS ---- PS
R,: R+AR,g 0 R+ARgeOj i w % )  0
:---- F, —  PS :---- v̂
R,:
1
R+ARgeo,
1
N{R,<tk,) ^  
1yr
(a) (b) (C)
Figure 3.2. Resistor chain o f Figure 2.9 with (a) static linear gradient mismatches, (b) 
static geometric mismatches, and (c) dynamic mismatches modeled with gaussian (normal) 
distributions. Each resistor, R^ is equal to R + AR„ where R is the designed value and AR, 
is the mismatch error.
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Section 2.6.3.1 defined the integral nonlinearity (INL) as the maximum deviation 
o f the ADC input/output characteristic firom a straight line drawn throi%h its endpoints. 
The node voltage error is equivalent to the INL o f a flash ADC at the node J  [34]. The 
INLy-̂  ̂ given by (3.31), is plotted in Figure 3.3(a) for an 8-bit flash ADC with three 
different values o f AR̂ g. As shown in the figure, the maximum INL occurs vdien y = A72, 
which corresponds to the midpoint o f the resistor chain Substituting y = NI2 into (3.31), 
the maximum node voltage error, G ^ ^  is found to be
V-AR,g
8R * ' (3J 2)
Therefore, to keep the maxhnum error, less than the quantization error, g/2,
thus,
^ ‘s < 2<2-2*)
R (3.33)
To illustrate (3.33), consider an 8-bit flash ADC consisting o f 256 mismatched 
resistors where the design value R = 20 Q. According to (3.33) the resistor Imear gradient 
mismatch error, AR,g, is required to be less than 1.22 mH or 0.006% of the design value, 
R. In practice, this level o f accuracy is difficult to obtain consistently in a fobrication 
process and, as a result, linear gradient mismatches must be eliminated by using some 
other means besides increasing the value o f R.
Section 2.6.3.2 defined the differential nonlinearity (DNL) o f an ADC as the 
maximum deviation beyond the ideal value of 1 LSB for each level o f the input/output
characteristic. The DNL at node y for a flash ADC that uses the mismatched resistor chain
in Figure 3.2(a) can be calculated as
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2R + J'^R,g
2 j + \ - N
2 R H N -\)à R ,g
ARf.q.
2R + iN -l)/U i,^
Since 2R »  (N-l)ûRig, (3.34) can be approximated by
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(3.34)
DN L., (2y +  l - A 0 ^ . (3.35)
Similar  to the INL^. given by (3.31), Equation (3.35) shows that the DNL/^ can be 
reduced by increasing the resistor design value R. Plotting (3.35) indicates that the 
maximum values of the DNL^. occur when j  =1 and j= N ,a s  shown in Figure 3.3(b).
0.01 -  
^  0.005 r
w  0 ^0.001%
5  -0.005 lO 005% 
- 0.01
50
0.010%
§5  0.5- 
2
0.005%
0.001%
50 100 150 200 250
(a)
100 150
(b)
Node Number
0.010%
200 250
Node Number
Figure 3.3. Plots of (a) integral nonlinearity and (b) differential nonlinearity for an 8-bit 
linear gradient mismatched flash ADC with R = 20Q . ARfg is defined by the percentage 
o f R  written above each line.
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33..2 Node Voltage Errors from Geometric Mismatched Resistor Chains
Using an approach similar to that given in Section 3.3.1, the node voltage errors o f 
a geometric mismatched R-R-R resistor chain can also be derived. The resistor chain node 
voltages in Figure 3.2(b) are
<=iV  = js! y
geo. N  r t f
t= \
jR  + AR.-*•7
NR + AR,„,
J ^  + AR^j Nq
NR + AR,o, (3.36)
where
/=i 1=1
and R, is defined in (3.1). The node voke^es for an ideal R-R-R resistor cham are given 
by (2.21). Therefore, the node voltage errors, introduced by the geometric 
mismatches are
jR  + AR^j j  
NR + AR^ N  
N A R ^^-jA R ,^
Nq
NR + AR,^ (3.37)
Equation (3.37) defines the ENL at node j  for a geometric mismatched flash ADC and is 
similar to (3.30), which defines the node voltage errors for a resistor chain with linear 
gradient mismatches. As before, reducing the design value, R, reduces the node voltage 
errors, ^
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Typicalfy, \riien an R-R-R resistor chain is used the total chain resistance, R,gp is 
designed to be NR. However, the e?q)ected value o f the total chain resistance, in a 
mismatched resistor chain is
ElR.o.] = E
N
Substituting (3.1) into (3.38)
(3.38)
N
Z ( «  + A V ,)
L'=i
N
»=l
= NR + E[AR„^]
= NR-\-ARfof. (3.39)
Therefore, the designer must ensture that the sum o f the resistor mismatch errors is equal 
to zero (AE,oi = 0) in order for the total chain resistance to be NR. If  AR,̂ f “  0, (3.37) can 
be simplified to
AR"~*j
R (3.40)
The differential nonlinearity at node j  for a flash ADC that uses a geometric 
mismatched R-R-R resistor chain is
’U  + 1)R  +  AR^j.x JR +  AR^j 1
NR + AR^ 
NARj^^ -  AR,^ 
NR + A R^
NR + AR,^ N
Nq
(3.41)
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Equation (3.41) indicates that the is a function o f onfy the next resistor mismatch
error up the chain and the total resistor chain mismatch error. I f  = 0, the for
the flash ADC using a  R-R-R resistor chain is
NAR
D N L_ = 7+1
NR
A/?7+,
R
*0- (3.42)
0.2  ̂
I  o.n
-0.2 ^
50 100 150 200 250
^ .jq-3 (a) Node Number
1 ------------------------------------------------------------------------------------------------
©  0.5 - 
2  i
S .0 .5 ^  '
-1 -
50 100 150 200 250
(b) Node Number
Figure 3.4. Plots o f (a) integral nonlinearity and (b) differential nonlinearity for an 8-bit 
geometric mismatched flash ADC with R = 20 Q. Each ARgg„̂  is modeled as a gaussian 
random variable with zero mean and a standard deviation equal to 0.005R.
To illustrate (3.37) and (3.41), consider an 8-bit flash ADC with a  geometric 
mismatched resistor chain, where the resistor mismatches are determined by a gaussian 
distribution with zero mean and a standard deviation, ARgg^^ equal to 0.5% o f R. Figure
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3.4(a) illustrates what the INLg,^ may appear like when plotted. Although the ingeoj
Figure 3.4(a) has a random ̂ pearance, the node voltage errors and the resistor mismatch 
errors are static. The actual values o f  the resistor mismatch errors can be found using 
(3.4) or randomly approximated using (3.23). Figure 3.4(b) illustrates the differential 
nonlinearity for each node j  o f the mismatched flash ADC corresponding to (3.41). As 
indicated by (3.42), the in Figure 3.4(b) is approximately zero.
333  Node Voltage Errors from Dynamic Mismatched Resistor Chains
Unlike linear gradient mismatch errors and geometric mismatch errors, which are 
introduced during fobrication, dynamic mismatch errors are introduced while the flash 
ADC is operating and usualfy vary with the time and the environment. Although linear 
gradient mismatch errors and geometric misnratch errors can be modeled with random 
variables, the errors are time-invariant. On the other hand, dynamic mismatch errors are 
time-varying, and in practice, they are modeled as a random process [17], [19].
a.Sw
Sa .
(0
mo
22
Resistance (ohms)
Figure 3.5. Illustration showing dynamic mismatched error distributions o f resistors in a 
3-bit flash ADC. The resistors are each modeled with a gaussian distribution and have a 
mean o f 20 Q and a standard deviation within the range o f 0.4 to 0.7 Q . For illustration, 
the standard deviations are high.
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Consider the R-R-R resistor chain with dynamic mismatched resistors shown in 
Figure 3.2(c) where the notation V((i,<y) is used to indicate a gaussian (normal) pdf with 
mean p and standard deviation o. The mean (expected value), o f each o f the resistors
in Figure 3.2(c) is equal to R, and the standard deviation, o f each resistor is unique 
and independent o f the others. To illustrate, consider a 3-bit flash ADC with 8 
mismatched resistors. Each resistor can be modeled with a different pdf as shown in 
Figure 3.5, which depicts 8 different gaussian pdfe where the mean o f each is 20 Q and the 
standard deviation o f each varies between 0.4 and 0.7 Q.
The mean, o f the total chain resistance, R,gp is found by summing the means 
o f the individual resistances as expressed in (3.39). Because N  is typicalfy large and all the 
resistor mismatch errors are assumed to be identically distributed, the Central Limit 
Theorem implies that the variance, o f the total chain resistance is
1=1 (3.43)
Assuming that = 0, the pdf for the entire chain resistance can be written as
f ^ ( R )  = N
1=1 /
1
I /=!
exp
/=1 (3.44)
Thus, the node voltages o f the resistor chain in F%ure 3.2(c) can be approximated by
(3.45)
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as long as N  and j  are large. However, near the bottom o f the resistor chain where j  is 
small (3.45) is a poor approximation.
Because dynamic mismatch errors typicaify are caused by external conditions or 
changes in the input signal that affect the entire resistor chain, a more useful node voltage 
equation can be obtained if each resistor variance, o)j., is assumed to be equal to each o f 
the other resistor variances [17]. Using this assunption, the standard deviation o f the 
total chain resistance, R,gp can be found by setting each o f the variances in (3.43) equal to 
On such that
(3.46)
The resistor chain in F%ure 3.2(c) can be separated into two independent resistances, X  
and Y, such that
(3.47)
where
" X + Y
X  = J^R, and Y = f^ R , .
;=I <=/+!
and Rf = N{R,On). Separate gaussian pdfe can be defined for X  and Y  with
f ^ x  ~  j f ^ R  —
M Y = i N - j ) f i n = i N - j ) R
(3.48)
where y^.%) = Nip^^Ox), M Y )  = Nifiy^Oy). m d M X )f^ Y )  = fx ^ X Y )  =
/w ( ^  ̂  is defined as a function oîfx/X> f), where V represents the node voltage defined
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in (3.47) and PYisa dummy variable (fF=X for simplicity) used to  fmplement the jacobian 
transfer process. The system, V = X  I (X+Y) and JV=X,hastbe single solution.
X ,= W , Y,=
fvwiK W) is calculated as
where the jacobian o f the system is
(3.49)
(3.50)
A X ,Y )  =
ÔV d V  
d X  d Y  
d W  d W
d X  d Y  
1
% + y  (x + Y )^  
1
- X
(X + Y)^
0
(% +T )
Substituting (3.51) into (3.50)
W
I tt V^(Tx<Ty
exp " J
Mr,
2oi
(3.51)
(3.52)
To obtain the marginal density o f V, the dummy variable W  is integrated out o f the system 
such that
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CO
A (K )=  \ f„ (V ,W ) iW
where
and
< J y ^  (3.53)
f^ v = ^ V r r f= jq
^  (3.54)
J O'
(3.55)
The integral in (3.53) is solved by grouping all o f the terms in (3.52) together to form a 
gaussian pdf o f W. Integrating the gaussian pdf from negative infinity to positive infinity 
equals one by definition. Hence, the integral can be eliminated and onfy the terms shown 
in (3.53) remain. A  rigorous derivation o f the integral in (3.53) is solved in [17].
The mean and standard deviation o f K in (3.54) and (3.55), respectively, are 
fimctions o f the node j .  The mean o f F  is equivalent to the node voltage at node j  for a 
dynamic mismatched resistor chain. Thus,
=VV. (3.56)
A comparison o f (3.56) with (2.21) indicates that a flash ADC with a dynamic 
mismatched resistor chain behaves similar to an ideal flash ADC on average. The variance 
o f F is equivalent to the node voltage error at node j . Thus,
(3.57)
where R = Pr and = Or. Equation (3.57) inplies that the IN L ^. can be decreased 
by increasing the resistor design value R as with the other mismatch types. A plot o f 
(3.57) would appear similar to the plot in Figiure 3.4(a) because o f the random natine o f
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the mismatches. Usirg the definition o f dififerratial nonlinearity, the D N L ^  can be shown 
to be equal to zero.
33 .4  A Comparison of Resistor C hain M ismatch Types
Table 3.1 summarizes the eq)ressions derived m the previous sections. As 
illustrated in Table 3.1, the node voltage at node j  for an R-R-R resistor chain is a function 
o fjq  regardless o f the mismatch type. SimQarfy, the integral nonlinearity and differential 
nonlinearity o f a flash ADC that uses an R-R-R resistor chain are each a function o f qlR 
for each mismatch type.
3.4 T ransfer Function of a Non-ideal Flash ADC
The ejqjressions derived in Section 2.8 for an ideal flash ADC can be modified to 
characterize a non-ideal flash ADC. For example, (2.19) can be rewritten to model a 
mismatched resistor chain where
1, ifx[n]>Vj 
0, (3.58) 
and (3.26) defines the resistor chain node voltages. By substituting (3.58) into (2.18) the 
transfer function o f a non-ideal flash ADC can be written as
y[n] = /  where
In the remainder o f this section, the transfer function of a flash ADC with 
geometric mismatched resistors is derived by combining the results o f Section 3.3.2 with 
the non-ideal flash ADC transfer function given in (3.59). Derivations are provided for 
both the R-R-R and the R-2R-3R resistor chain architectures. Transfer functions for flash 
ADC architectures with linear gradient mismatches and dynamic mismatches are not 
derived and remain an area for future research.
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OQ.
C
sQ.
■D
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C/)(/)
Table 3.1. The node voltage, integral nonlinearity, and differential nonlinearity at node j  of a flash ADC with a mismatched R-R-R 
resistor chain for three diffent sources of mismatch errors.
8"D
( O ' Node voltage (F^);
Linear Gradient Mismatches Geometric Mismatches'
jq+ q '^A R ,
Dynamic Mismatches
jq
3"
CD
O"O
OQ.C
aO3
"O
o
Integral Nonlinearity (INLy): »
j{N -j)A R ,^
2R
t à R ,
/“I
R
CDO. Differential Nonlinearity (DNL,):
A/? AR7+1
R
0
■D
CD
(/)(/) 'Assumes that = 0.
48
3.4.1 Geometric Mismatched R-R-R Resistor Chain Transfer Function
The node voltages, , o f a geometric mismatched R-R-R resistor chain are
given Ity (3.36), which implies that
^  (3.60)
Substituting (3.60) into (3.59), the non-ideal transfer function for a flash ADC with a 
geometric mismatched R-R-R resistor chain can be written as
y[n] = lax[ri\+(p{n\\ (g^l)
where
VR-f-AR,, 1 _ AR„, 
qNR q R V ^ (3.62)
and
(3.63)
Each ARggĝ  in (3.63) is a  static geometric mismatch error that can be physically measured 
as indicated by (3.4) or randomfy approximated using (3.23). The transfer function in 
(3.61) is similar to the transfer function in (2.23), which applies to an ideal flash ADC. In 
addition to the gain constant a, a time-dependent error, <p[n], is introduced. This error is 
dependent upon the resistor mismatches and the amplitude o f the input signal, x[ri\, 
because x[ri\ determines the value of j . According to (3.63), if  the resistor mismatch 
errors are small in comparison to the design value, R, very little error will be introduced at 
the output.
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x[n]
Quantizer __
e - - e
ejn] W
Figure 3.6. Equivalent representation o f the quantizer in Figure 2.4 showing quantization 
error, e^[n], and total mismatch error, e„[n].
The error caused by the geometric mismatched resistors can be obtained by 
modifying (2.8) to apply to a non-ideal flash ADC where
e , M  = A n]-x[n]  
and is the total converter error expressed as
(3.64)
In (3.65), e^[n] is the quantization error and e„[n] is the error caused by the geometric 
mismatches. According to (3.65), the ideal quantizer in Figure 2.7 can be reillustrated as 
shown in Figure 3.6, which accounts for mismatch errors in a flash ADC.
Substituting (3.65) into (3.64) and solving for e„{n\ results in
e„[n] = -  x[n] -  e,[n].
Substituting (2.24) and (3.61) into (3.66)
(3.66)
emM = \,ccx[ri\+(p[n]\- 
If AR,gf = 0 then a  = Vq and
(3.67)
x\ri\ (p[n] x[n]
(3.68)
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Equation (3.68) indicates that the geometric mismatch error will be zero as long as x\ri\lq 
is not within <p[n] o f an integer value. If this criteria is not met then =1.0  mdicatrng 
that the ADC output for the /rth sanple will be off by 1 LSB. For exanple, if x[ri\/q = 
2.95 and (p[w] = 0.06 then e„[ri\ = 1.0. Therefore, an additional conparator in the flash 
ADC turns on resulting in the wrong thermometer code. However, if  2.0 < x\ri\lq < 2.94 
then no mismatch error will be exhibited.
3.4.2 Geometric Mismatched R-2R-3R Resistor Chain Transfer Function
A similar approach can be used to develop the transfer function o f a flash ADC 
with a geometric mismatched R-2R-3R resistor chain where the node voltages, , are
R { 2 j- \)  + AR^ j  
2NR + AR^ (3-69)
Equation (3.69) is similar to (3.36), which «presses the node vok%es for a geometric 
mismatched R-R-R resistor chain. Solving (3.69) for J yields
+ AR^j  ̂ 1
2qNR 2R 2 (3.70)
Substituting (3.70) into (3.59)
y\.ri\ = laxiri\+fi+<p[n\\ (g
where
2N R ^A R ^  1 ,
2qNR q 2 R V ^ (3.72)
(3.73)
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and
2 ^  (3.74)
In addition to the input signal, x[ri\, the transfer function in (3.71) consists o f a constant 
gain, a , a DC ofifeet, p, and an error, q)[n], that changes every sample. The DC oflfeet is 
introduced by the i4LSB right-shiff in the rounding characteristic. The other terms are 
similar to those found for the non-ideal R-R-R flash ADC. The geometric mismatch 
conversion error for a R-2R-3R architecture can be shown to be
W = Vax[ri\+0+<p\ri\\ -
(3.75)
Equation (3.75) is similar to (3.67) except that the 1 LSB error that occurs when AR^,, -  0 
in a R-R-R resistor chain will occur when x\ri\fq is within cp[n] o f a multiple o f ‘A in a R- 
2R-3R resistor chain.
Additionally, the INL̂ ^̂ .̂ and the DNL^^ .̂ for a flash ADC with a geometric 
mismatched R-2R-3R resistor chain are
"  geo, 2(2NR + AR,g,) (3.75)
and
(3.76)
respectively.
3.5 Conclusion
A rigorous mathematical analysis o f three resistor chain mismatch errors has been 
presented. The mismatch errors were shown to introduce nonlinearity in a flash ADC and
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alter the ADC's transfer function. However, expressions that relate the mismatch errors to 
harmonic distortion in the ADC were not derived. Some research has already been 
published that relates the integral nonlinearity o f a flash ADC to harmonic distortion [52]. 
The expressions derived in this chapter prove that the nonlinearity o f a flash ADC can be 
decreased by increasing the values o f the resistors in the resistor chain; however, 
increasing the resistor design value increases the size o f the circuit Therefore, another 
method is needed to reduce the effects o f resistor mismatches.
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CHAPTER 4
DYNAMIC ELEMENT MATCHING 
TECHNIQUES
Dynamic element matching (DEM) is a dynamic process that can reduce the effects 
o f conponent mismatches in a  circuit consisting o f  a  series o f nearly equal elements [2]. 
DEM techniques dynamically alter the positions o f  mismatched conponents so that the 
time averages o f the values o f the mismatched elements are equal (see Figure 4.1). In 
digital-to-analog converters (DACs), DEM has been successful^ used to reduce harmonic 
distortion caused by mismatched DAC elements [2]-[5], [8]-[14]. In this chapter, a 
comprehensive history o f the DEM techniques used in DAC desgn is presented. 
Furthermore, each DEM technique is analyzed and compared with the other techniques to 
illustrate which ones are most able to reduce harmonic distortioiL New techniques that 
have the potential to out-perform the older techniques are also introduced.
4.1 Analog Dynamic Element M atching
In early DEM literature, DEM was performed using analog techniques which use 
mechanical or analog switches [l]-[3 ]. Analog DEM was first introduced in 1974 by 
Klaas Klaassen who used the process to obtain a constant division ratio firom a  voltage 
divider consisting o f a mismatched resistor chain [1]. Klaassen developed the technique to 
inprove the accuracy o f measurement instruments that relied on voltage division to 
generate reference voltages. Klaassen's technique is currently referred to as clocked
53
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avenging DEM because his technique averages the resistances in a divider network by 
cyclically shifting each o f the resistors through each o f the positions in the network.
Element 2
Elements
Heneitf 4
Element 5
Elements
DEM
Elementl
Element 2
ElenmntS
EXem«mt4
Element 5
Element <>
Element?
Elements
Figure 4.1. Illustration o f Dynamic Element Matching (DEM). Using the principle o f 
time averaging, DEM techniques reduce element mismatches exhibited by a series o f 
nearly equal elements.
4.1.1 Clocked Averaging DEM
An iV-element clocked av ertin g  DEM network cyclically shifts each element in 
the network chain one position in the same direction every time interval, T [1]. After time 
NT, each element in the network will have occupied each o f the Appositions in the network 
chain. > Rotating the elements, which are mismatched due to the manufacturing process 
and ten^)erature gradients across the circuit, creates a dynamic network where the time 
average o f each element value is equal to the average o f  all the mismatched element 
values.
^In [1], the circuit elements were resistors. Nevertheless, other types of circuit elements 
can also be matched using clocked averaging DEM.
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To illustrate clocked averaging DEM, consider the dynamic resistor chain shown 
in Figure 4.2(a). In the figure, the resistor chain is divided into N  branches which are 
labeled Branchj  fory = 1 to N. The resistors are labeled for i = 1 to AP and have been 
ordered sequentially from the top o f the chain to the bottom. The voltage, is the 
voltage across branch j  when the resistor is occupying it. The ideal reference volt%e, 
Nref> ® Figure 4.2(a) is assumed to be generated by a fixed vok%e supply. Ush% 
electronic switches and a digital controller, which are not shown in Figure 4.2, the 
resistors in the cham are sequential^ rotated fi*om branch to branch. After a single 
rotation the resistor chain in Figure 4.2(a) will appear as illustrated in Figure 4.2(b). After 
one complete cycle, each resistor will have occupied each o f the AP branches o f the chain.
/N
- + +
Branch 1 j R i 1 \ Vu Rn \ R av
- + +
Branch 2 ! R i  \ 1 P"2̂ R i  I Î PS.I R av
Branch j Ri-l ^ Rav
+
Vj
Branch Af i R■N
+
Vs Rn-1 % Vf/^.i Rav
+
Vn
(a) (b) (c)
Figure 4.2. Resistor chains used to illustrate clocked averaging DEM  (a) Dynamic 
divider network with AP mismatched resistors, (b) The resistors are rotated down one 
liranch every time interval T. (c) Because o f time-averagii%, a virtual resistor chain with 
equivalent resistors, is generated where = PP,== - ==
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Using Ohm's Law, the branch voltage, pPy, is
(4.1)
where Ijjis the current flowing through the /th  branch when the resistor R  is occupying it. 
After a complete cycle, the average voltage, Vj, across the /th  branch is
1 A? 1 A
Because the reference voltage, and the values o f the resistors are constant, = Ij. 
Thus, the branch voltage, can be written as
(4.3)
where the average resistance, o f all the mismatched resistors is given by
N  (4.4)
Equation (4.3) indicates that the time averaged voltage across branch/  is a function o f R ^. 
Therefore, on average, the resistor chain in Figure 4.2(a) is equivalent to the static 
network shown in Figure 4.2(c) where every branch contains the average resistance R^  ̂
and Fj = Pj = F3 = • • • = F’y. Thus, clocked averting  DEM can be used to transform a 
mismatched resistor chain into a virtual resistor chain ^^ere all o f the resistors have 
identical values.
4.1.2 Clocked Averaging DEM in DACs
Klaassen only applied his clocked averaging technique to a voltage divider circuit.^ 
However, a few years later, Rudy Plassche built a 12-bit monolithic DAC that used the
^Using ordinary carbon resistors, with ±5% tolerance, the inaccuracy o f the voltage 
divider Klaassen built was less than 5 x 10" .̂
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clocked averaging DEM technique to inw ove the accuracy o f the DAC to less than % 
LSB. Plassche's DEM design, which utilized current division instead o f voltage division, 
was shown to  be insensitive to process variations and conponent aging [2]. In 1979, 
Plassche built a  14-bit monolithic DAC that achieved a similar performance [3].
Plassche inidalfy defined dynamic element matching as a technique which:
"...can be used advantageously in those cases where a network 
consists o f or can be divided into a  number o f nearly equal elements. An 
improvement in overall accuracy can be obtained by a continuous and 
(yclic interchange o f these nearfy  ̂equal elements. The average value o f  the 
output signals is a few orders o f  magnitude more accurate then the 
accuracy o f the basic network" [2].
Presentfy, the term dynamic element matching includes the concept o f element
randomization as well as element shifting. Even though Klaassen and Plassche only used
resistors, DEM techniques can match many different elements, including capacitors,
transistors, and even conqjlex structures like one-bit DACs.
4.13 Problems w ith Analog DEM
In practice, analog DEM techniques, such as the clocked aver%h% technique, can 
produce additional error in a DAC because they require switches which might also be 
mismatched [1]. For example, FET switches exhibit a small amount o f resistance, r̂ „, 
across their poles when the switches are on. Due to process variations, these resistances 
can vary fi-om FET to FET resulting in switch mismatches. Other types o f switches 
manifest similar problems. Hence, switch mismatches must be considered when designing 
circuits that utilize analog DEM techniques.
Another source o f error that can be attributed to analog DEM results fiom 
inqierfect averaging caused by switching delays. Typically, the switches in an analog 
DEM network are controlled by digital control signals. I f  the rise and fell times o f these 
control signals are different, switching delays that alter the time interval, T, will be
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generated. Whenever consecutive time intervals are different lengths, an error, s, is 
introduced. In [1], Klaassen showed that s  is a function o f  the resistor values and the time 
interval widths and that it can be engrossed as
AR AT
"  “  ^  (4.5)
where
AR = max(|R, -  i?|)
for / = 1 to AP, and
AT =m ax((« + l)7’—n r) -oo<n<oo
vdiere n is an integer. Equation (4.5) indicates that if AT  approaches zero, the error will 
approach zero regardless o f the magnitude o f the resistor mismatch errors. Thus, if the 
digital control circuitry is carefully des%ned, resistor mismatch errors can be significant^ 
reduced.
Voltage spikes, vdiich occur when analog DEM networks are dynamically 
reconfigured at the end o f each time interval, are another source o f error [1]. However, 
voltage spikes can often be eliminated by placii% a capacitor across every branch in the 
network.
4.2 Digital Dynamic Element M atching
As discussed in the previous sections, analog DEM techniques rearrange 
mismatched elements by usii% electronic or mechanical switches. A digital DEM 
technique rearranges mismatched elements by reordering the bits o f the digital inputs to 
the mismatched elements. Digital DEM techniques typically use signal processing 
algorithms and con^lex interconnection networks to virtually permute the mismatched 
conqwnents [4], [5], [8]-[14]. Carley introduced the first digital DEM technique as a 
means to inq)rove the accuracy and stability o f multi-bit noise-shying DACs [4]. The
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following sections present C arle/s stochastic flash DAC architecture and two o f the earfy 
digital DEM techniques, barrel shifting DEM and individual level averaging DEM.
4.2.1 One-bit Converters Vs. Multi-bit Converters
To eliminate the problems caused by mismatched elements, 1-bit delta-sigma 
modulators (A2Ms) are commonfy used for both A/D conversion and D/A conversion. 
Element matching is unnecessary in 1-bit AZMs because they utilize a 1-bit DAC, which 
does not require precision co n ^n en t matching [4]. However, 1-bit converters are easily 
overloaded resulting in conversion nonlinearity. Because total harmonic distortion (THD) 
is a function o f conversion nonlinearity, 1-bit AZMs are unacceptable for many 
applications, including digital audio and digital cellular telephony.
x\rt]
Xi[Ti\
JCbW 6
UmtDAC
Unit DAC
UmtDAC
Vi
N- -Digtal- -M4- -Analog- -H
Figure 4.3. Generalized topology o f a 6-bit stochastic flash DAC using 2* 1-bit DACs. 
The dotted block represents the DEM network introduced by Carley [4].
To avoid overloading and to reduce power consumption, multi-bit AZM 
converters are frequently used instead o f 1-bit AZMs. A multi-bit converter contains a 
bank o f 1-bit DACs (also called unit DACs) and a summer that sums the outputs o f the
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unit DACs to produce the output, y[n] (see F%ure 4.3). Ignoring the scrambler in Figure 
4.3, the 6-bit binary coded hq)ut is separated by the thermometer decoder into N 1- 
bit signals^, x,[n], for / = 1 to N. For exanple, ifxg[»] = 101^ in Figure 4.3, x,[n] through 
XgW would be digitaify high and Xg[«] through Xg[«] would be digitaify low. The 1-bit 
DACs convert the 1-bit signals, x,[n], into the analog signals, y,[n], which are summed to 
produce the output y[/r].
A lth o i^  multi-bit AZMs are not easify overloaded, they exhibit nonlinearity 
because o f element mismatches [4]. Thus, multi-bit converters often use techniques such 
as dynamic element matching to reduce nonlinearity. Several multi-bit AZMs presented in 
the literature are able to shift spurious tones, caused by conversion nonlinearity, out o f the 
pass band [4], [5], [9], [12], [13]. Many o f these converters, which are called noise- 
shapii% converters, use DEM to reduce the THD of the converter.
4.2.2 Generalized Topology and Transfer Function of a Stochastic Flash DAC
In order to reduce a multi-bit AZMs nonlinearity, Carley proposed using a 2* - 
port scrambler to digitally randomize the 1-bit signals, x,[w], in Figure 4.3 before 
connecting them to the unit DACs.^ For example, if X g [n ]  = IOI2 in Figure 4.3, five o f the 
intermediate signals x,[n] would be high and three of the signals would be low after 
scrambling. The scrambler architecture and its controller determine which of the signals 
are high and which o f the signals are low. If  Xg[n] remains constant, the scrambler will 
activate five different signals every sanqile. Hence, the scrambler depicted in the figure 
can produce the same effect as physically rearranging the unit DACs. Many different
^Only N -\ 1-bit signals are necessary. The extra signal and corresponding unit DAC in 
Figure 4.3 are redundant. The figure illustrates them because the scrambler discussed in 
Section 4.2.2 requires all N  signals and DACs.
*In practice, the operations o f the thermometer decoder and the scrambler are performed 
simultaneously.
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methods can be used to implement the operation o f the scrambler. Carley used a 2^-port 
barrel shifter and a "butterffy-type" randomizer network [4]. Each method produced 
varying results.
Regardless of the scrambling method used,
x,[n]+X2M 4-  - -+x^ [n] = x[n]
where x[«] is the integer corresponding to the binary code, X g [/? ] . For example, if  X g [ « ]  = 
IOI2 then x[ri\ = 5,o. Using the terminology in [8], each o f the unit DAC outputs is
 ̂ ifx.[n] =  0;
(4.7)
where and Wj are the high and low output voltages o f  the unit DACs, respectively; and 
e^. and are the high and low unit DAC mismatch errors, respectively. The operational 
amplifier in Figure 4.3 sums the analog outputs, y,[n], such that
N
'=• (4.8)
Substituting (4.7) into (4.8) and usii% (4.6),
y\p] = m>hAp \+'Wi i N -  x[n]) + <p [n] 4̂ 9 ^
where <p[n] is a function o f the unit DAC mismatch errors. Typically, by design w/ = 0 V, 
hence, if  no scramblii^ or DEM is used, (4.9) can be written as
y\n\ = M>̂ x[n] + <p [n] (4 iQ)
where
»=1
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I f  the DAC utilizes DEM, E[cp[M]] = 0, and E[y[n]] = Wgx[n]. Thus, the output o f the 
DAC is sinply a scaled version o f the integer corresponding to the hpu t code, Xg[n]. 
Equation (4.10), which is the transfer fonction o f a flash DAC, is very similar to (3.61), 
which is the transfer fonction o f a flash ADC. The term stochastic flash DAC  is used if 
DEM is performed intemalfy by the DAC as indicated by the scrambler in Figure 4.3.
4.2.3 B arrel Shifting DEM In M nltl-blt DACs
Barrel shifting DEM can be accomplished by replacing the scrambler in Figure 4.3 
with a 2^-port wrap-around shift register that rotates one position each clock cycle 
providing a total o f 2* different permutations o f the 1-bit input signals. Because the barrel 
shifting DEM technique operates similar to the clocked averaging DEM technique, the 
terms barrel shifting DEM  and clocked averaging DEM  are often used interchangeably. 
Although barrel shifting DEM is easy to inplement and is hardware efGcient, linear 
gradient mismatch errors are not reduced. Cycle frequency errors are also introduced by 
barrel shifting DEM
Linear gradient mismatch errors are primarily due to wafer irregularities that are 
generated when the silicon ingot is manufactured. Therefore, for barrel shifting to reduce 
the nonlinearity o f a converter, the mismatch between elements should be independent o f 
the element's position on the die. Because adjacent elements on a silicon wafer are 
typically correlated with each other [4], barrel shifting DEM cannot reduce linear gradient 
mismatch errors.
Barrel shifting DEM can reduce harmonic distortion caused by other types o f 
element mismatches. However, the technique generates spurious frequencies that are a 
function o f the cycle frequency, where
/  =  —
"  2 "  (4.11)
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and is the sampling frequency o f the converter. The additional tones result from 
heterodyning between the sampling frequency and the cycle frequency. Thus, a converter 
that uses barrel shifting DEM will distort periodic signals.
VJn\
H M  , 1—4 —1
Ku,[n]
—>■
------------- 1
A
Figure 4.4. Block diagram showing a theoretical representation o f an A/D or D/A 
conversion process with 2 unit elements, Hy\ri\ and ^ [n ] , that exhibit slight mismatches 
o f ±£V^[n] from the ideal value, and ^  are 2 out-of-phase clock signals used to model
the barrel shifting DEM w i t h =fj'2. [5].
To illustrate the effects o f the cycle frequency in a barrel shifting DEM converter, 
consider the 1-bit A/D or D/A conversion process shown in Figure 4.4 .̂  The conversion 
system input, F^[n], is connected to two nearly equal unit conversion elements, H^in] and 
HJin], where
(4.12)
(4.13)
^The illustration in Figure 4.4, which has been ad^ted  from [5], is not an actual converter 
topology. Therefore, the following analysis should tie approached on a  system level. The 
unit conversion elements in the figure could be DACs or ADCs.
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and 8 is a small constant. The unit conversion elements alter the iiqiut signal by ±eF)„[«]. 
Multipfying VJn] hy andf^[n]
and
V M  = V Jn ]-e V ^[n \  ^4
In Figure 4.4, barrel shifting DEM is modeled by the two multÿlying junctions and 
the two clock signals, and which are 180° out-of-phase. The clock signals, wdiich 
have a frequency equal to the cycle frequency, where = fJ2 , are applied to the top 
branch and the bottom branch o f the system, respectively. When the top branch is on, the 
bottom branch is off and vice versa. Hence, the clock signals perform the time averaging 
o f the two branch signals. The system output, can be written as
y  ry.i_ M W  ^ 2 = 0
If  8 = 0 in (4.14) and (4.15), F|[n] = = VJyi\ and (4.16) can be written as
V  = if 1 = 1, 2 = 0
K W  i fC) ,=0, (4.17)
Thus, regardless of which clock signal is high, = Vi„\n\. Therefore, the conversion
is linear if no mismatch errors are exhibited by the two unit conversion elements.
Figure 4.5 illustrates the nonlinear or bowed I/O characteristics of F,[«] and 
when the mismatch error between the unit conversion elements is not equal to zero. When 
8 # 0 ,  (4.16) can be written as
V [nl = f  iff», ==1, 4*2 = 0
\v jn \-eV ^ [n ] = (41g)
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Assuming that the clock signals are square waves with 50% duty cycles, the time average 
o f (4.18) can be written as V^^Jn] = Vjjn], Thus, averaging the two bowed signals over 
time results in a linear conversion as illustrated by the straight line in Figure 4.5.
0.9
0.8
0.7
0.5
0.4
0.3
0.1
0.1 0J2 0.3 0.4 0.5 0.6 0.7 0.8 0.9
Figure 4.5. Ii^ut/O utput characteristics o f the 2-element conversion system shown in 
Figure 4.4. The bowed lines represent the signals F,[n] and that model the error, s, 
exhibited by the converter. The straight line represents the ideal I/O characteristic o f 
Vo^[n], vdiich is obtained by barrel shifting DEM. In this % ure, is assumed to
range ftom 0 to 0.5 units and 8 is asstnned to be 0.6 units.
To illustrate the effects o f barrel shifting DEM on a sinusoid, suppose that =
/4sin(Q)Q»). Substituting this expression into (4.14) and (4.15), F,[n] can be written as
Fj [n] = A sin(û?o n ) - s A ^  sin^ n)
sA ‘ . . .  . eA^
— — + A sm(û)„ « )+ — —cos(2ût„ n)
and can be written as
(4.19)
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V^[n] = A sin(o„n) + sA ^  sin^(û)<,«)
sA^ sA^ .
= —̂ +  A  sm(ÉO„n) — — cosÇZajt).
The clock signals and ^  can be represented by the Fourier series:
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(4.20)
(4.21)
Wiere
=
* ;rk 
s in ( f - ; r )
~ TCk ’
and (Og, = 2t ^ .  and ^  can be ^proxim ated by using the first two real terms (yt = 0 
and = 1) o f the Fourier series in (4 .21) such that
(j>  , =   ̂ — C 0 S ( O g / z )
k=0 ^
and
^ 2 = = “ —co s(iy ^).
i=0 ^  ^
The output o f the system in Figure 4.4 can be calculated as
(4.22)
(4.23)
[«] = ^ [«] + ̂  2̂ 2M - (4.24)
Substituting (4.19), (4.20), (4.22), and (4.23) into (4.24)
sA^ s  sA^V^[n] = Asin(û>„n )-------- cos(eo^n) + —— cos(2û;„-û) )n + —— cos(2û;„ +û)„)n.
J t ZJC 2 7 t
(4.25)
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Equation (4.25) indicates that if  8 0, barrel shifting DEM will introduce
additional tones that can distort the output signal Although not definitive, (4.25) contains 
three additional ftequencies, co^ 2co„ - and 2©̂  + © ^  which ^ p ear in the output 
fi-equency spectrum o f the 2-bit converter. The dominant spurious tone in (4.25) occurs at 
the cycle frequency and has an an^litude that is proportional to 8. If  the cycle fiequency 
&Hs inside the passband then distortion will result.
To illustrate how barrel shifting DEM can distort signals, consider an audio signal 
that is sampled at a rate o f 8192 Hz by an 8-bit DAC that uses barrel shifting DEM. For 
this DAC, the cycle ftequency,/^ is
which falls inside the passband. For a  human, 32 Hz is barely audible because the typical 
hearing range is from 20 Hz to 20 kHz. Nevertheless, if the sampling rate o f the DAC is 
increased to 44.1 kHz, as typically used in audio recordings, then the cycle frequency 
would be 172 Hz creating an audible distortion. Oversampled systems would produce 
additional distortion. For a fixed sampling rate the cycle firequency decreases as the 
number o f bits o f the converter increases; however, increasing a DACs resolution is not 
always practical.
The other two spurious frequencies in (4.25) occur at 2f^ -f^y, and %  + f ^ .  I f  a 1 
kHz sinewave is sampled at 44.1 kHz by the converter considered in the previous 
paragr^h, these two frequencies are
Vo -fey = 2(1000) - 172 = 1828 Hz
and
Vo+fcy = 2(1000) + 172 = 2172 Hz, 
v4iich are both audible tones. Although less dominant, other terms not listed in (4.25) will 
also appear in the output frequency spectrum. Furthermore, the analysis above considers
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only a  conversion system with two unit elements. A h%her resolution conversion system 
will exhibit many di& rent spurious tones with anq)litudes proportional to the mismatch 
errors.
I
Frequency
B
A
Figure 4.6. The concept o f noise shaping. The illustration shows how the noise floor o f a 
conversion system can be reduced in the passband by shifting the noise to higher 
firequencies out-of-band. Noise shaping is accomplished by modulating the low 
frequencies with high cycle frequencies. The old noise level is illustrated by curve A and 
the new noise level is illustrated by curve B.
In general, DEM techniques remove harmonics by transforming spurious tones 
into white noise. As a result, DEM techniques can increase a converter's SFDR at the 
expense of the converter's SNR. If barrel shifting DEM is used properly it can translate 
the spurious tones resulting from element mismatches in a converter's passband to higher 
out-of-band frequencies resulting in a higher passband SNR [5], as illustrated in Figure 
4.6. Therefore, although barrel shifting DEM introduces undesirable tones, it has the 
potential to increase a converter's SFDR without affecting its SNR. This process, which is 
called noise-shying, is explained in detail in [4], [5] and [9].
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
69
4.2.4 Indhidaal Level Averaging and Data Weighted Averaging DEM in Multi-bit 
AZMs
Because the barrel shifting DEM technique introduces distortion, other techniques 
have been developed that permute the mismatched components using a weighting criteria. 
These modified barrel shifting DEM techniques use memory or delay units phis feedback 
to keep track o f the unit conversion elements that were used to perform conversions in the 
previous samples. For example, individual level averaging DEM [5] and data weighted 
averaging DEM [9] use special algorithms to record the most active unit conversion 
elements and then distribute the conversion load equally over all o f the less-active 
elements. These methods have been applied to multi-bit AZMs because the feedback loop 
in the multi-bit AZM topology produces additional harmonic distortion if barrel shifting 
DEM is utilized. Because flash ADCs typicalty do not use feedback, this thesis does not 
explore these DEM techniques.
4 3  Multistage Interconnection Networks
In addition to barrel shifting DEM, Carley suggested using a butterfly network [4] 
to scramble the 1-bit iy u t signals [4]. The butterfly network is part o f a class o f networks 
called Multistage Intercomiection Networks (MINs), which are commonly used in parallel 
processus architectures to provide communication pathways between processors and 
shared memory. Each o f these networks can also be used to randomize a finite number of 
input signals. This section describes how the banyan network, the butterfly network, and 
the Benes network can be utilized to provide digital DEM in multi-bit DACs.
43.1 The Banyan and Butterfly Networks
The banyan network, which is a full access network, is a network for which a 
unique path exists fi-om each input to each output [23], [26], [29]. The butterfly network 
(see Figure 4.7), which is fi’equentfy used to conpute Discrete Fourier Transforms
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(DFTs), is a subclass o f the banyan network. The butterfly network is often illustrated in 
parallel processing literature as the left-to-right reflection o f the network in Figure 4.7. 
However, to be consistent with DEM literature, this thesis refers to the network in Figure 
4.7 as a butterfly network. Several different terms are used to explain a  butterfly network. 
Figure 4.8(a) illustrates the meaning o f the terms node, cross edge, and straight edge. 
Figure 4.8(b) illustrates how the binary switches in Figure 4.7 operate.
xbM  3
logic O' input
xx[n\
1 X2W
2 X3M
3 X4W
x$[n]
b ^
b ^ X7M
. 7
Stage 2 Stage 1 Stage 0
Figure 4.7. Banyan or butterfly network with 8 inputs/outputs, three stages, and 12 binary 
switches. Notice that a logic 'O' is hardwired to the last input.
An r-stage butterfly network has (r+-l)2'’ nodes, r2'^‘ edges, and r2'’*‘ binary 
switches. The butterfly network is a recursive network because one r-stage network 
contains two (r-l)-st% e networks as subgraphs. The inputs to a butterfly network can be 
rearranged into 2'̂ ^^ permutations by the network if each binary switch is operated 
independent^ o f the others. Thus, the 3-stage butterfly network in Figure 4.7 can 
generate 4096 different permutations o f the input signals.
A fiill randomization network is defined as a rearrai^eable network that can 
generate N\ different permutations where N  is the number o f n^uts to the network. The
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combinatorial power o f a network is defined as the number o f realizable permutations 
divided by the total number o f possible permutations (M ). Therefore, a  fiill randomization 
network has a combinatorial power o f 1.0. A partial randomization network is defined as 
a network that has a combinatorial power less than 1.0 but greater than zero. For 
exançle, the butterffy network in F%ure 4.7 is a partial randomization network that has a 
combinatorial power o f 0.102.
switch number
cross edgenodes!
straight edge
c[n] = 0
c[nj= 1
(a)
Figure 4.8. Illustrations used to explain the butterfty and Benes networks, (a) Graph 
terminology, (b) Binary switches. I f  the control signal c[n] = 0 then the switch is set to 
pass the s%nals directly. If  c[n] = 1 then the switch swaps the signals.
In general, a 6-stage butterfly network is required to implement a 6-bit stochastic 
flash DAC. To utilize a butterfly network as the scrambler in the stochastic fla.«;h DAC 
topology o f Figure 4.3, the binary input signal, Xg[n\, should be connected to the butterffy 
network as shown in Figure 4.7. As indicated in Figure 4.7, the input signal, Xg\n\, is 
separated into the 1-bit signals, 6q, 6p and 6j, which correspond to the bits o f Xg[n]. The 
1-bit signals are then connected to the butterfly network in such a way that if J  is the order 
o f the bit 6 ,̂ the signal 6^ would be connected to 2*̂  inputs. For exanq)le, the order o f the 
bit 6j is 2; therefore, the 1-bit signal 6  ̂in Figure 4.7 is connected to 4 irqjuts. The highest 
numbered input to the network is hardwired to a logical zero to make the network 
symmetric.
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The butterffy network, and all other MINs discussed hereafter, perfonn the 
operation o f the thermometer decoder and the scrambler simultaneous^. Scramhling is 
realized by controllii% the butterfly network bmary switches, which operate as indicated in 
Figure 4.8(b), with independent random control bits. Linear feedback shift registers 
(LFSRs) or pseudorandom generators can be used to generate these control bits [37], 
[38], [49].
Unlike a stochastic flash DAC that uses barrel shifting, a stochastic flash DAC that 
uses the butterfly network to provide DEM does not create spurious ftequencies in the 
output fi’equency spectrum as long as the control bits are random. In addition, the latter 
DEM technique can reduce the effects o f linear gradient mismatches because the 
components are reordered each sample. In general, simulations have shown that partial 
randomization networks such as the butterfly network provide adequate enough 
decorrelation between the input signal and the noise caused by mismatches to eliminate 
harmonic distortion [4], [8]-[14]. Nevertheless, for high resolution systems, the butterfly 
network is hardware inefiBcient when compared with other networks. For exanq)le, an 8- 
bit stochastic flash DAC utilizing the butterffy network would require 8 stages, 1024 
switches, 1024 control bits, and 255 unit DACs.
Carley designed and manufactured a 16-bit noise-shaping ADC using a 3-bit 
internal stochastic flash DAC, which utilized a butterffy network to scramble the data [4]. 
Test results demonstrated that the ADC was able to achieve a peak dynamic range o f 98 
dB and a total harmonic distortion o f approximately -94 dB using a -sampling rate o f onfy
3.2 MHz. A similar ADC that did not utilize DEM required a sampling rate that was 
almost 4 times higher to achieve the same results. Carley attributed the in^rovement to 
the DEM used by the 3-bit DAC [4]. Thus, Curley's results indicate that DEM can 
inçrove the performance of multi-bit AZM ADCs.
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43.2 The Benes Network
Because the butterffy network onfy partialfy randomizes its iigut signals, Gakon 
and Carbone suggested using a Benes network, which has a combinatorial power o f 1.0, 
to provide DEM for a multi-bit DAC [8], [27], [29]. The Bene§ network, which is 
illustrated in Figure 4.9, consists o f  two back-to-back butterfly networks. It operates 
similar to the butterffy network in that the cross edges o f the network perform the binary 
switching functions indicated in Figure 4.8(b).
Xflfn] 3
Stage 5 Stage 4 Stage 3 Stage 2 Stage 1 Stage 0
logic O' input
Figure 4.9. Benes network with 8 n^uts/outputs, 6 stages, and 24 binary switches. This 
network is fully rearrangabie, meaning that all 8! permutations o f the input signal can be 
realized at the output.
Alternatively, the Benes network can be configured in a different way by replacing 
each of the nodes in Figure 4.9 with binary switching blocks as indicated in Figure 4.10.® 
(For simplicity. Figure 4.10 illustrates only four o f the nodes o f the network in Figure 4.9.) 
If  all of the nodes in Figure 4.9 are replaced with binary switching blocks, the newly
®The butterffy network can also be reconfigured by replacing its nodes with the switching 
blocks in F%ure 4.11 (the resulting network is referred to as an SW-banyan network with 
spread and fonout o f 2 [26]).
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configured Benes network will have twice as many irputs and outputs, as en^hasized by 
the subscrq)ts on the numbers 0 and 4 in Figure 4.10. The binary switching blocks in 
Figure 4.10 perform the operations shown in Figure 4.11.
An r-dimensional Beneë network consists o f 2r stages, 2r+l levels each o f which 
have 2'' nodes, and has either r l’’ or (r-l4)2'' binary switches, corresponding to the first and 
second configurations discussed above.^ A 6-bit stochastic flash DAC would require 
either a 6-dimensional or a (6-l)-dimensional Bene§ network, respectively.
Figure 4.10. Illustration suggesting an akemative way to configure the Benes network 
depicted in F%ure 4.9. Each o f the nodes in Figure 4.9 can be replaced with the binary 
swkching blocks shown in Figure 4 .11. This figure illustrates the nodes connected to the 
inputs labeled 0 and 4 in Figure 4.9 as an example. This akemative configuration doubles 
the number o f inputs and outputs o f the system; hence, subscripts are added to the 
numbers 0 and 4 to differentiate between the two.
Y i------------ ÿi
y , ------------ ÿ.
c[ri\ = G 
(a)
y\ H
72-
—  72
—7i
c[ri\ = 1 
(b)
Figure 4.11. Binary swkching blocks, (a) If  the control signal c\ri\ = 0 then the swkch is 
set to pass the signals directfy. (b) I f  c[ri\ = 1 then the swkch swaps the signals.
The advantage of the Benes network over the butterfly network is that, by 
approximate^ doubling the number o f swkches required, the Benes network can fully
^Although an actual circuk was not buik, Gakon and Carbone proposed to use the second 
configuration in [8] as evident fi-om the network size quoted in [10].
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randomize all o f the ir^nt signals. Consequent^, the Benes network in Figure 4.9 can 
generate nearly ten times more permutations then C arle/s network in Figure 4.7. A Benes 
network in an 8-bit conversion system can produce approximate^ 8 x 10*®* more 
permutations than the butterfty network!
The obvious disadvantage o f  each of these networks is that the number o f binary 
switches and control signals increases as the DACs resolution increases. For example, an 
8-bit stochastic flash DAC that uses the butterffy network requires 1024 binary switches. 
The same DAC using a Bene§ network (with switching blocks) requires 1920 binary 
switches. Although these numbers are large, current fobrication technologies can eas%  
meet the requirements. However, the number o f independent control signals required to 
operate each o f the binary switches is prohibitive. For example, an 8-bit Benes network 
requires 1920 independent random control signals. Each o f these control signals must be 
generated and routed on the chip. Although such a system might be fobricated, other 
alternatives should be investigated.
4 3 3  Simulation Results for Stochastic Flash DACs that Utilize the Benes and 
Butterfly Networks
In [4] and [8], coarse simulation results are presented for stochastic flash DACs 
that use the Bene§ and b u tte r^  netwodcs for dynamic element matching. Specifically, 
output power spectral density (PSD) graphs are provided that illustrate the benefits o f 
these digital DEM techniques. For exanple, the DAC in [8], which uses the Benes 
network to provide DEM, is reported to exhibit a 90 dB SFDR when the element 
mismatches are modeled as normalfy distributed random variables with standard deviations 
ofO.5%.
More comprehensive simulations can be found in [5], and especialfy in [9], where 
brief analyses o f clocked averaging, data weighted averaging, mdividual level averagii%, 
and full random ization (Benes network approach) DEM are provided. The stochastic
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flash DAC simulation results presented in [5] and [9] illustrate the differences between the 
DEM techniques discussed so for.
The results in [4], [5], [8], and [9] indicate that DEM can be used to increase the 
SFDR o f a multi-bit DAC at the cost o f raising the overall noise floor o f the converter. 
The SNR is decreased because the harmonic spurs, which are a function o f the element 
mismatches, become decorrelated and spread out across the entire frequency spectrum. 
Thus, the harmonic spurs can be converted into \^hite noise resulting in no harmonic 
distortion whatsoever.
4.4 Hardware EfGcient Digital Dynamic Element Matching
In [10]-[13], two digital DEM techniques, called Full Randomization DEM 
(FRDEM)* and Partial Randomization DEM (PRDEM), are developed by Galton and 
Jensen that enable a  designer to create low harmonic distortion DACs which are hardware 
efficient. These DEM techniques utilize networks similar to the MINs discussed in 
Section 4.3 and provide similar benefits. For an 8-bit DAC, the FRDEM network requires 
502 binary switches and 8 independent random control bits and is able to produce results 
similar to a stochastic flash DAC that utilizes a  Benes network. The 8-bit PRDEM 
network requires as few  as 46 binary switches and only 3 control bits and is able to 
produce results con^arable to a stochastic flash DAC that uses a butterfty network. 
Simulation results and mathematical proofr are provided in [10]-[14] which prove that the 
spurious-free dynamic range (SFDR) o f an 8-bit DAC using FRDEM or PRDEM can be 
greater than 90 dB. The material in this section is provided as a summary o f [10]-[13]; 
hence, the same notation and figures are used.
^The authors in [10] refer to their network as a 'full randomization' network because it 
produces results similar to the BeneS network. However, the FRDEM network does not 
have a combinatorial product o f 1.0.
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4.4.1 Full Randomization DEM fo r M ulti-bit DACs
F%ure 4.12 illustrates the Full Randomization DEM network for a 3-bit stochastic 
flash DAC [10]. The three layers o f the FRDEM network perform the operations o f the 
thermometer decoder and the scrambler in the stochastic flash DAC topology illustrated in 
Figure 4.3. To make the network symmetrical, a logical 0, which becomes the LSB, is 
appended to  the binary itçu t signal Xg[n]. Although not illustrated in Figure 4.12, x^[«] is 
separated into l-bit signals as discussed in Section 4.3.1.
LtaitDAC
imoAC
LtaitDAC
LtaitDAC
3 4
LtaitDAC
LtaitDAC
t m D A C
LtaitDAC
Layer 1
Î Î
Layer 3 Layer 2
Figure 4.12. DAC topology for a 3-bit system using Full Randomization DEM [13]. 
Note that this high-level topology illustrates the full D/A conversion. Thus, this topology 
is equivalent to Figure 4.3.
Each o f the network layers in Figure 4.12 contains a series o f switching blocks, 
where represents the rth switching block in the Ath layer. In general, a 6-bit 
stochastic flash DAC requires an FRDEM network with 6 layers, 2*-l switching blocks, 
and 2* unit DAC elements. Also, Layer k  contains 2*'* switching blocks, each o f which 
have one A+l-bk ii^u t signal and 2 ^ b k  output signals. If  the input, x^[ri\, is converted
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into an integer, x[n], the 1-bit signals, for / = 1 to 2*, will satisfy (4.6). By randomly 
switching the blocks each sangle, the 1-bit irç>ut signals are routed to different unit DACs. 
Therefore, the conversion process is randomized, and the elements are dynamicalfy 
averaged over time.
The switching block, the details o f which are illustrated in Figure 4.13, 
functions in such a way that the sum o f the two outputs o f each switching block is equal to 
the input o f the block. The internal binary switch in each switching block operates 
according to the switching operations shown in Figure 4.11 passing k  bits at a  time. Thus, 
if the control signal c^n] is high, the switch swaps the inputs so that k copies o f the MSB 
are mapped to the bottom output o f the binary switch and the bottom k  LSBs are mapped 
to the top output. I f  the control signal is low then the switch passes the inputs directly to 
the corresponding outputs. For exanyle, the internal binary switch in Figure 4.13 is set to 
swap the data before passing it on to the next layer.
’fcr
LSB
Figure 4.13. Details o f the switching block 5"*.̂  [10]. The digitally controlled internal 
binary switch routes all k  bits o f each input to the output specified by the control bit c^[«] 
(see Figure 4.11).
The control signal Cj[n], which can be generated using an LFSR or a pseudo­
random generator, is a random bit sequence that is used to operate each o f the switching 
blocks in the Ath level In general, a  6-bit stochastic flash DAC that uses an FRDEM
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network can generate 2  ̂ unique permutations o f the input signals because each o f the 
layers is controlled by a single random control signal. For exan^Ie, the network in Figure 
4.12 can generate the 8 different pennutations listed in Table 4.1. Although a 3-bit 
FRDEM network can generate onfy 8 different permutations, the permutations it generates 
are more scrambled than the permutations generated by a 3-bit barrel shifting DEM 
network (see Table 4.2). In the barrel shifting DEM technique, the next permutation 
generated is always a  shifted version o f the previous permutation. Whereas, in the 
FRDEM technique, the next permutation generated has no correlation to the previous 
permutation because the values o f the clock signals, c,[n] for / = 1 to b, are randomized 
every sangle.
Table 4.1. Permutations generated by the 3-bit FRDEM network shown in Figure 4.12.
C3M 0 0 0 0 1 1 1 1
C2W 0 0 1 1 0 0 1 1
c,[n] 0 1 0 1 0 1 0 1
x,[n] h h 62 b2 6, 4 bo 0
x^ln] h 62 62 b2 6, 4 0 bo
X3M 62 62 62 b2 60 0 6, 6,
62 62 62 b2 0 bo br 6,
X5W 6, bo 0 62 *2 b2 62
Xein] 6, br 0 bo 62 62 62 62
x-,[n\ 60 0 6, 61 62 b2 62 62
Xt[ri\ 0 bo 61 6, b2 b2 6% 62
The mathematical anafysis in [10] proves that the FRDEM network converts the 
harmonic distortion due to element mismatches in a DAC into white conversion noise, a 
DC offeet, and a gain. Simulated power spectral densities (PSDs) given in [10] also 
indicate that 8-bit DACs >Miich use FRDEM can achieve a SFDR o f 90 dB or greater. 
The primary advantage that the FRDEM network has over the BeneS network is that the
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FRDEM network requires only b control signals instead o f  (6-i4)2* control signak Aside 
from this difference, the networks perform identical^.
Table 4.2. Permutations generated by a 3-bit DEM network that uses barrel shifting.
No. of 
shifts; 0 1 2 3 4 5 6 7
x,[n] b̂ ih b2 b2 4 6, 0
X2[n] h b2 b. 0 b2
X3[n] h th 6, 6, bo 0 b2 b2
x^[n] h br 6, bo 0 b2 b2 b2
Xs[n] b. 6, bo 0 b2 b2 b2 b2
b. 0 b2 b2 b2 6% 6,
x^[n] bo 0 b2 b2 b2 b2 b, 6,
0 b2 b2 b2 b2 b. 6, bo
4.4.2 Partial Randomization DEM for M ulti-bit DACs
The Partial Randomization DEM network defined in [14] and illustrated in Figure 
4.14 is a sub-network o f the FRDEM network. The PRDEM network uses random 
switching only in layers b through m, where \ < m < b .  As m is decreased, the number o f 
switching layers in the network is increased and more permutations o f the input signals can 
be generated. Thus, unlike FRDEM, Partial Randomization DEM allows the designer to 
make a tradeoff between the level o f randomization, which determines the SFDR, and the 
con^lexity o f the hardware.
Figure 4.15 illustrates the details o f the DAC banks that are shown in the PRDEM 
network in Figure 4.14. Each bank contains two separate DACs, a unit DAC that 
converts only the LSB of the binary input signal and a multi-bit DAC that converts the 
remaining bits. The analog outputs o f the two DACs are summed together by a summing 
amplifier. Because PRDEM uses multi-bit DACs and each multi-bit DAC contains
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element mismatches that cannot be scrambled, PRDEM is not as efficient as FRDEM in 
removing harmonic distortion.
The number o f switching blocks and control signals required ly  the PRDEM 
network is a function o f the number o f layers, b-m. Specificalfy, the network requires 
switching blocks, b-m+\ control signals, and DAC banks, which consist o f 
unit DACs and 2**^’ (m -l)-bit DACs. Galton and Jensen simulated an 8-bit 
stochastic flash DAC using a PRDEM network with m = 6 and found that it exhibited a 
SFDR o f almost 98 dB [10]. Thus, the results in [10] support the supposition that full 
randomization DEM techniques, where the combinatorial power = 1.0, are urmecessary to 
eliminate harmonic distortion.
DAC Bank
DAC Bank
DAC Bank
f a M  8 9
DAC Bank
DAC Bank
Î Î
Layer 8 Layer 7
Figure 4.14. DAC topology for an 8-bit system using Partial Randomization DEM [10], 
[14]. Only levels 6 through 8 use random switching. The scrambled signals are connected 
to DAC Banks such as the one illustrated in Figure 4.15.
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DAC Bank
5-Bit DAC
LSB I-BitDAC
Figure 4.15. Illustration showing the details o f the DAC banks in Figure 4.14 [10], [14]. 
The 5 nx>st-significant-bhs are connected to a 5-bit DAC and the least-significant-bit is 
connected to a unit DAC.
4.5 Other Parallel Processing Networks
In this section, two other parallel processing networks are introduced, the perfect 
shufiSe network and the generalized-cube network. As will be shown, each o f these 
networks are related to the FRDEM and PRDEM networks presented in Section 4.4. The 
relationship between the networks will be e?q)lored in Section 4.6.
4.5.1 Perfect Shaffle Network
The perfect shufQe network belongs to the class o f single-stage interconnection 
networks (SINs) [24], [25] and is often included in one or more stages o f a MIN, such as 
the generalized-cube network and the omega network [21], [22]. Figure 4.16(a) 
illustrates an 8-input perfect shufQe network, which contains 4 switching blocks, each o f 
which ftmction according to the switching operations defined in F%ure 4.11. Usually aH 
o f the binary switches are operated in unison so that onfy one control signal is necessary. 
For exanq)le, if all o f the switching blocks in Figure 4.16(a) are set for pass then the 
outputs 0 through 7 will be connected to the inputs 0-4-1-5-2-6-3-7, respective^. This 
configuration can be represented by the permutation notation (124)(365).® I f  all o f the
^A permutation ..Ut) inside a single pair o f parenthesis is called a cyclic permutation.
It sends Uj to a^, to O j,..., to and to a ,, leaving all other integers feted.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
83
switching blocks are set for swap, the output permutation will be (013764)(25), 
corresponding to the order 4-0-5-1-6-2-7-3. In either case, the inputs are perfectly 
shuffled the same way a card dealer would shuffle a deck o f cards (see Figure 4 .16(b) and 
Figure 4 .16(c)). The control signal determines which order the inputs are shuffled.
Input 0
1
2
3
4
5
6 
7
—  0
—  2 
— 3
— 4
-  5
—  6 
— 7
c[n]
(a) (b) (c)
Figure 4.16. (a) Perfect Shuffle network, (b) Illustration showing the operation
pCTformed by the perfect shuffle network t^ e n  c[n] = 0. (c) Illustration showing the 
operation performed by the perfect shuffle network when c[n] = 1.
(aput 000 
001
c[n] =  0
000 Output biput 000 
100 001
—001
c[n] = I
100
000
Figure 4.17. Cyclic shifting hq)ut binary codes with the perfect shuffle network, (a) Right 
cyclic shift, (b) Right cyclic shift after complementing the LSB.
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The perfect shufQe network can also perferm cyclic shtftmg or rotation if the 
inputs and outputs are labeled with binary codes instead o f integers. When the switches 
are set for pass, a right cyclic shift is performed on each hq)ut. For exanq)le, each output 
in Figure 4.17(a) is equivalent to the corresponding input rotated once to the right. When 
the switches are set for swap, first the LSB o f the input binary code is complemented and 
then a right cyclic shift is performed on the code. Figure 4.17(b) illustrates the latter 
setup.
4.5.2 The Generalized-Cube Network
The generalized-cube (or multi-stage n-cube) network [21], [30] belongs to a class 
o f MINs called blocking networks, which are networks that can realize only certain 
permutations. The generalized-cube network is also a full access network because there 
exists one and only one path firom each hput to each output. Figure 4.18 illustrates a 
three stage generalized-cube network where each stage consists o f 4 switching blocks that 
usually operate on a per stage basis, similar to the perfect shufQe network. The highest 
numbered stage o f a generalized-cube network (stage 3 in F%ure 4.18) is always 
configured as a perfect shufQe network (see Figure 4.16(a)).
In general, a 2'̂ -mput generalized-cube network requires r  independent control 
signals and contains r  stages, each o f which have 2^'' switching blocks. To utilize the 
generalized-cube network as a scrambler in a 6-bit stochastic fash DAC, a 6-dimensional 
generalized-cube is required. Because each switch in the generalized-cube network has 
two different states, the network can generate 2'’ different permutations o f the iiqjut 
signals. The number o f realizable permutations can be increased to 2 '^   ̂ if  all o f the binary 
switches are operated independent^, as in the butterfly network. Each permutation is 
guaranteed to be unique because the network is a full access network.
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mput 0 0 Output
Figure 4.18. The generalized-cube network with 8 inputs/outputs, three stages, and 12 
binary switches. Each switching block performs one o f the operations in Figure 4.11.
To illustrate how the generalized-cube network generates different permutations, 
consider the three-st^e network in Figure 4.19 where a connection has been established 
between input 4̂  ̂= 100% and output 7,o = 111 .̂ In general, a connection can be made 
between any input A^q = (n,.,-*-ûi<7o)2 and any output ” 6160)2 by conçaring
each bit of the input with the corresponding bit o f the output. If  bit n, and bit 6, are 
different, all o f the binary switches in stage /+1 are set for swap (thus = 1).*° If  the 
two bits are equivalent, c^+iM = 0. For example, lOOj and 111, differ in the 0th and 1st 
bit positions. Therefore, if all o f the switches in stz^e 3 are set to pass, and all o f the 
switches in s t^ e s  2 and 1 are set to swap the connection indicated in Figure 4.19 will be 
established. Because all o f the switches in stage 3 o f Figure 4.19 are set to pass, iiçut 0 
cannot be connected to outputs 4 through 7, and therefore, certain permutations cannot be 
obtained. In addition, because input 4 is connected to output 7, all o f the switches in 
stages 1 and 2 are set for swap. Thus, aU o f the other connections are established such 
that the output permutation is (03)(12)(47)(56).
‘“Parallel processing terminology refers to this operation as the cube, operation.
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Stage:
Input 0 
1
—  0 
—  1
2
3
—  2 
— 3
100 4
5
— 4
— 5
6
7
. - 6  
" — 7
CsM = 0 CzM =  1 C i[«]= I
Figure 4.19. Generalized-cube network with path marked from input 4 to output 7.
4.6 An Analysis of the Full Randomization DEM Network
The Full Randomization DEM network introduced in Section 4.4.1 is equivalent to 
the generalized-cube network. To illustrate, consider the large binary switching block, 
shown m Figure 4.13, which passes k  bits at a time in p a r a l l e l T h e  switching block 
can also be modeled with k  binary 1-bit switches as indicated in Figure 4.20 where the top 
input o f each binary switch is the MSB o f the mput signal and the bottom input o f each 
switch is one o f the remaining LSBs.
The switching block in Figure 4.20 operates as a perfect shufQe network with 
several o f its inputs and outputs tied together. For example, if &= 3, the switching block 
in Figure 4.20 can be redrawn so that it appears as shown in F%ure 4.21(a). The 
switchii% block m Figure 4.21(a) performs the operation shown in Figure 4.21(b), which 
is the perfect shufQe operation. Thus, the switching block, introduced by Gahon and 
Jensen is equivalent to the perfect shufQe network.
“ Figure 4.13 is copied from [10], which also discusses how the switching block operates 
on a signal processing level.
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Jc±l
F^ure 4.20. The switchii^ block, shown in Figure 4.13 redrawn with k binary 1-bit 
switches. For illustration, all o f the switches are set for pass.
Ck [«] = I
(a) (b)
Figure 4.21. (a) The switching block drawn as a  perfect shuffle network, (b) 
Illustration showing the operation o f the switching block in (a).
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Furthermore, if  r  = 1, the switching block in Figure 4.21(a) is equivalent to the first 
switching block, ^  in Figure 4.12. Replacing each o f the switching blocks o f the 
FRDEM network in Figure 4.12 with similar perfect shuffle networks results in the 
compressed generalized-cube network shown in Figure 4.22. The fi’ont half o f the 
network in Figure 4.22 is similar to the 3-stage generalized-cube network illustrated in 
Figure 4.18. The only difference between the two networks is that the network in Figure 
4.22 is missing one o f the binary switches in stage 3M  Nevertheless, the compressed 
generalized-cube network in Figure 4.22 is equivalent to the 3-stage generalized-cube 
network as illustrated in Figure 4.23(a) and Figure 4.23(b) where the inputs to the second 
stage o f each network are shown to be identical
One o f the stage 3 switches o f  the generalized-cube network in Figure 4.23(a) can 
be removed because the bits o f the input signal Xg[n], are hardwired to the network in a 
specific order. Additional switches cannot be removed fi-om the 3-bit network because 
each switch in layer 3 must be connected to the MSB o f the input signal In general 2*"' 
switches are required in the 1st layer o f the FRDEM network because a 6-bit binary iiçut 
code is to be converted into 2* 1-bit signals. The minimum number o f switches that can be 
in the Ath layer o f the FRDEM network is k.
As the number o f inputs increases, the number o f switches that are required by the 
FRDEM network decreases in conq)arison to the number o f switches required by the same 
sized generalized-cube network. In general the FRDEM network requires 2^ '-6 -2  binary 
switches, whereas, the generalized-cube network requires 62*'* binary switches. As 
indicated earlier, the number o f binary switches in each stage o f the generalized-cube 
network is 2 ^ \ The number o f binary switches in layer k  o f the FRDEM network can be 
shown to be 4(2^"*).
•^The FRDEM network will operate effectively with the extra switch; however, the switch 
is redundant because the inputs to the network are hardwired.
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*14
UUtDAC
’ij
UotDAC
UADAC
Cz[n] = 0 C,[rt] = 0
Figure 4.22. 3-bit FRDEM network o f Figure 4.12 redrawn to illustrate the generalized- 
cube topology. One binary switch in st%e 3 has been eliminated because it is redundant 
(see Figure 4.23). The settings o f the control signals are merefy for illustration.
Identical
W l  .3
bgic 'O’ input
\  /  6,
A
_ j
b.
C3[n] =  1
(a)
C3[«] = 1
bgic 'O’ mput
Figure 4.23. Two equivalent networks, (a) The first two stages o f a  3-stage generalized- 
cube network, (b) The first two stages of a conqiressed generalized-cube network. The 
two networks are equivalent because the inputs are hardwired as showiL
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Table 4.3. A conq)arison o f the number o f binary switches required by the FRDEM 
network and the generaHzed-cube network. The ratio o f the nunfoer o f binary switches 
required by the FRDEM network to the number o f binary switches required by the 
generalized-cube network is also provided.
No. o f 
bits
Generalized-
cube FRDEM Ratio
3 12 11 0917
6 192 120 0.625
8 1,024 502 0.490
10 5,120 2,036 0398
12 24,576 8,178 0333
To illustrate the difference in network sizes, consider an 8-bit stochastic flash DAC 
that utilizes either the FRDEM network or the generalized-cube network. The FRDEM 
network would require onfy 506 binary switches as opposed to 1,024 switches required by 
the generalized-cube network. Specifically, the 8-bit FRDEM network requires 32 fewer 
switches in layer 3, 64 fewer switches in layer 4, 88 fewer switches in layer 5, 104 fewer 
switches in layer 6, 114 fewer switches in layer 7, and 120 fewer switches in layer 8 
because the input signals are hardwired. Thus, for an 8-bit stochastic flash DAC, the 
FRDEM network requires less than half o f the binary switches required by a generaHzed- 
cube network or an equivalent butterffy network. Table 4.3 conqiares the FRDEM 
network and the generalized-cube network for different DAC resolutions.
4.7 The Logic FRDEM  Network
Although the Full Randomization DEM network proposed in [10] uses a minimum 
number o f binary switches, the network can also be inq)lemented by replacing most o f the 
binary switches with logic. The advantage obtained by using logic is that a programmable 
logic array (PLA), which can easify be reconfigured for different DACs, can be used. 
Furthermore, logic is not susceptible to switching time mismatches and is generalfy fester 
than a  network o f switches.
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To illustrate how logic can be used to reduce the hardware o f the FRDEM 
network, consider the 3-bit FRDEM network in Figure 4.22 and the list o f permutations it 
can generate in Table 4.1. If  c^[ri\ = 1, each o f the 6;  signals, which correspond to the 
MSB of%g[/z], will be connected to the bottom half o f the network. If  c^[n\ = 0, each o f 
the ^2 signals wiH be connected to the top half o f the network. Therefore, each o f the 
switching blocks that would pass through after the 3rd layer can be eliminated, and bj 
can be connected directfy to the four appropriate unit DACs. Similarfy, the signal b  ̂ is 
sent into a sub-network after the second switching layer. Therefore, each o f the switching 
blocks that b  ̂ would pass through after the 2nd layer can be eliminated. Recursive^ 
applying this technique, the 3-bit FRDEM network in Figure 4.22 can be reduced to the 3- 
bit Logic FRDEM network illustrated in Figure 4.24 where most o f the connections are 
made with logic gates that are controlled by the same control signals.
UucDAC
Uni DAC
Figure 4.24. A 3-bit Logic FRDEM network that uses onfy 3 binary switches and 20 logic 
gates. Conq)are with Figures 4.12 and 4.22. The inputs to the switches are the bits o f the 
binary input signal, Xg[n], and a 'O' logic iiq>ut. The signals c, and (complement o f c j 
are equivalent to the control signals used by the switching blocks. For sinqilicity, the 
index n is absent.
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The Logic FRDEM network in Figure 4J24 uses only 3 binary switches and 20 
logic gates. In general, a 6-bit Logic FRDEM network requires b switching blocks, b 
control signals and 3(2^ - 4  logic gates. A binary switching block can be modeled as 
shown in Figure 4.26(a) where each CMOS pass gate contains one p-FET and one n-FET 
as shown in Figure 4.25. SimOarfy, a two-input CMOS NAND gate can be modeled as 
shown in Figure 4.26(b) [7]. In general, a ^-input NAND gate will contain 2q FETs: q p- 
FETs in parallel and q n-FETs in series. Therefore, if the logic gates in Figure 4.24 are 
replaced with NAND gates, and each binary switching block is assumed to contain 8 
FETs, the Logic FRDEM network could be inqilemented with 2^\3b -2 )  FETs (see 
Appendix A for prooQ. The FRDEM network requires 8(2^^-6-2) FETs.
For conqjarison. Table 4.4 lists the characteristics o f the FRDEM network and the 
Logic FRDEM network. Table 4.4 indicates that the Logic FRDEM network requires 
more FETs than the FRDEM network at all DAC resolutions. However, the Logic 
FRDEM network requires only a few binary switching blocks, vfoich reduces the 
probability o f switching block delays. Furthermore, the Logic FRDEM network can easily 
be inqjlemented using a PLA (or a similar logic structure) eliminating conq>lex design 
requirements, y^pendix A discusses some o f the advantages and disadvantages o f the 
Logic FRDEM network and also introduces an extremefy hardware efScient network that 
requires fewer FETs than the FRDEM network.
Table 4.4. Characteristics o f the FRDEM network and the Logic FRDEM network.
FRDEM
b. of 
bits
Binary
Switches FETs
Binary
Switches
Logic
Gates FETs
3 11 88 3 20 112
6 120 960 6 188 2048
8 502 4,016 8 764 11,264
10 2,036 16,288 10 3,068 57344
12 8,178 65,424 12 12,284 278328
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a
s
Figure 4.25. Illustration o f a conçlementary CMOS switch (pass gate). The CMOS 
switch consists o f an n-FET and a p-FET in parallel and is activated when the agnal s is 
logically high [7].
y,
s
■ out 
•b
(a) (b)
Figure 4.26. (a) Illustration o f a CMOS binary switching block, which contains 4 CMOS 
pass gates (8 FETs) controlled by the signal s. (b) Illustration o f a two-iiq)ut CMOS 
NAND gate that contains 4 FETs [7J.
4.8 Other Digital DEM Techniques
Not all digital DEM techniques have been thorough^ explored in the literature. 
This section introduces additional options available to the designer.
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4.8.1 MINs
With the exception o f the barrel shifting technique, all o f the digital DEM 
techniques discussed so fer utilize multi-stage interconnection networks. Therefore, it is 
reasonable to believe that any MIN can be used as the scrambler in a stochastic flash 
DAC. Wu and Feng prove that several MINs, including the baseline, generalized-cube, 
SW banyan, omega, flip, and data manipulator, are topological^ equivalent [22]. Thus, 
the conpressed generalized-cube network in Figure 4.22 could be replaced by another 
topological^ equivalent network without increasing the hardware complexity. For 
example. Figure 4.27 illustrates a stochastic flash DAC that uses a conpressed butterffy 
network. Although topologically similar to the FRDEM network, the network in Figure 
4.27 will generate different permutations then the network in Figure 4.22.
Xtln]
Une DAC
UntDAC
Une DAC
UntDAC
Stage 2 St%e 1 Stage 0
Figure 4.27. Stochastic flash DAC that utilizes a compressed butterfty network. Compare 
with Figure 4.22.
An extra stage can also be added to the generaHzed-cube network (or any o f the 
other networks) to increase the number o f realizable permutations. For example, the 
extra-stage cube network, which is illustrated in Figure 4.28, is able to generate several
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d^erent pemmtations that cannot be generated by the generalized-cube network [23], 
[28], [30]. In addition, a combinatorial product o f 1.0 can be obtained if the Beneë, Clos, 
or Cantor networks are used. The best choice o f MIN depends on the application.
mput 0 — — 0 Output
Figure 4.28. 3-bit Extra Stage Cube (ESC) network. This network is typically used to 
provide feuh tolerance in parallel processing systems. However, the extra stage, without 
bypass multiplexors, can be used to produce additional permutations (some are the same) 
with very little overhead.
4.8.2 SINs
Single-stage interconnection networks (SINs) can also be used to scramble the 
input signal, Xg[ri\, in Figure 4.3. For example, the perfect shufQe network, shown in 
Figure 4 .16(a), can be utilized as a scrambler if each switch is controlled independently. In 
general, the perfect shufQe network with independent control signals contains only 2*'' 
switches but can generate 2^^  ̂different permutations. In addition, the number o f switches 
can be reduced if the input signals are hardwired to the perfect shufQe network in a 
particular order. For example, a 3-bit stochastic flash DAC can function sufQciently with 
a 3-switch perfect shufQe network if the switches are operated independently. The first 
stage in Figure 4.23(b) illustrates how the perfect shufQe network would be configured.
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Thus, a  3-switch perfect shufQe network configured properly can generate 8 distinct 
permutations similar to the 3-stage generalized-cube.
If the number o f permutations generated by the perfect shufQe network is not 
sufficient enough to eliminate the harmonic distortion o f a DAC, the shufQe-exchange 
network could be used. As shown in Figure 4.29, the shufQe-exchange network is a 
perfect shufQe network with links connected fi-om the outputs around to the inputs. The 
shufQe-exchange network holds the outputs in registers for an extra clock cycle and then 
feeds them back around through the network for rescrambling. Every permutation o f the 
input signals can be generated by the shufQe-exchange network in at most 36-1 passes 
through the network [40]. Fewer passes will generate fewer permutations. Furthermore, 
all o f the permutations that the other networks can produce can be realized by the shufQe- 
exchange network in as few as b passes. Using a shufQe-exchange network, a 3-bit 
stochastic flash DAC that uses only 3 switches, 3 control signals, and 6 registers could be 
designed. However, the network would have to be operated at a frequency greater than 
the sampling fi’equency.
Input Output
Figure 4.29. 3-bit ShufQe-Exchange Network. By passing the signals through this 
network several times, all permutations o f the ii^u t signals can be realized. For sinqjlichy, 
this figure does not show the storage registers tM t are required to operate the network.
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4.9 Conclusions
Properties o f the networks discussed m this chapter are summarized in Table 4.5. 
In general, two different approaches can be used to operate the MINs. The first approach 
uses separate and independent control signals for every switch in the network. This 
^proach results in good averaging because many permutations are realizable; however, as 
the resolution o f  the system mcreases the large number o f control signals is prohibitive. 
The second approach uses the same control signal for all binary switches in a stage. This 
approach utilizes a  minimal number o f control signals, but also provides a fewer number o f 
permutations. As demonstrated in [4], [8]-[14], the second method can produce sufficient 
results for most applications.
This chapter has presented a comprehensive summary o f  the dynamic element 
matching techniques introduced in the literature and has introduced several new 
techniques. The FRDEM network was shown to be identical to  the generalized-cube 
network. Furthermore, the Logic FRDEM network, which can be implemented using 
logic gates, was introduced. Finally, Section 4.8 introduced new digital DEM techniques 
that have the potential to greatly reduce a scrambler's hardware requirements.
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CD Table 4.5. Characteristics o f several digital DEM networks. All formulas are for a 6-bit stochastic flash DAC.
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CD
CD■o
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Network Switches Control signals Permutations Combinatorial Power
Barrel Shifting' shift register 1 2* [(2*-l)!]-'
Butterfly 62*-' 62*' 2»*"' 2?'”'[(2*-l)!]-'
BeneS 62'’ 62* (2*)! 1.0
Bene§^ (6-'/2)2* (6-'/2)2* (2*)l 1.0
Perfect Shuffle^ 2^1 1 2 2(2*1)-'
Perfect Shuffle^ 2̂ "i 2?*''/(2*)l
Generalized-cube^ 62*-' 6 2* [(2*-l)!]-'
Generalized-cube'’’̂ 62*-' 62*-' 2*2'”' 2?*’'[(2*-l)l]-'
FRDEM 2*"-6-2 6 2* [(2*-!)!]-'
PRDEM^ (w+1)2'’"'"-6-2 6-tw+l 2  ̂ 1 2-"'"[(2*-l)!]-'
Logic FRDEM? 6 6 2* [(2*-l)!]-'
ESC* (6+1)2'’-' (6+1)2*-' >2*2*-' ??
Shuffle-exchange? 2*"' up to (2*)! up to 1.0
"8
C/)
o'
3
This is also called clocked averaging and includes the categories o f individual-level averaging and data-weighted averaging. 
Assumes that the switching blocks in Figure 4.10 are placed at the nodes of the graph in Figure 4.8.
Assumes that all o f the switches in each stage are operated uniformly.
Assumes that each switch is operated independently.
Similar results exist for the following networks: butterfly, data manipulator, flip, omega, delta, baseline. 
m is the lowest level used in partial randomization DEM.
Additional hardwire is required. See also Appendix A.
The number of unique permutations varies with 6 (the solution is an open-ended problem). Many permutations are redundant.
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CHAPTERS
DYNAMIC ELEMENT MATCHING 
ARCHITECTURES FOR FLASH ADCS
This chapter dmnonstrates, by simulation and mathematical proof that dynamic 
element matching techniques can be used to reduce harmonic distortion caused by flash 
ADCs with mismatched con^nen ts. The flash ADC architecture in Figure 2.9 is very 
similar to the multi-bit DAC architecture in Figure 4.3 because each architecture contains 
a series o f unit conversion elements that are designed to be equivalent. In practice, the 
values of these elements are not equivalent and the converters achibit nonlinearity. The 
primary sources o f nonlinearity in a flash ADC are resistor cham mismatches and 
conqiarator mismatches; t^diereas, the primary sources o f nonlinearity in a multi-bit DAC 
are the 1-bit DAC mismatches. As shown in Chapter 4, DEM techniques can reduce the 
distortion caused by I-bit DAC mismatches. Similar techniques can be ^plied  to reduce 
the nonlinearity caused by component mismatcbes in a flash ADC.
Currently, the author is not aware o f  any open literature that ^ p fe s  DEM 
techniques to ADCs. Although DEM has been shown to inqnove the performance of 
deha-sigma modulator ADCs [4], [5], [8], [9], the DEM is paform ed by the low 
resolution DAC that is contained in the AZM feedback loop. In this ch u ter, new analog 
DEM architectures are introduced which can mqtrove the performance o f flash ADCs if 
used properly. Specific details o f flash ADC design are not discussed, however.
99
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5.1 Dynamic Element Matching in a Flash ADC
In general, analog dynamic element matching is more difficult to inclement than 
digital DEM. The elements in a DAC can be dynamicalfy matched by scrambling the 
digital inputs to the DAC elements before each conversion takes place. Thus, digital 
DEM techniques do not Teaüy scramble the elements at alL but connect the elements to 
different input signals each sample. Analog  DEM is difficult to apply to ADCs because a 
typical ADC operates on a single analog signal
To illustrate the difficulty presented vdien designing analog DEM technkpies, 
consider the 2-bit truncating flash ADC architecture in Figure 5.1. Each o f the resistors in 
the figure exhibits a mismatch error, AR,, where / represents the resistor's position in the 
chain. The flash ADC in Figure 5.1 is separated into four stages labeled A through D. To 
perform DEM, scramblii^ must occur in at least one o f the stages.
Because the output signals are digital and each represents one bit o f the 
thermometer code, the output signals ideally would be scrambled in stage D. 
Nevertheless, scrambling the digital output signals will not inquove the converter's 
performance because the output signals are a fimction o f the component mismatch errors. 
To illustrate this problem, consider the 1.95 V input shown in Figure 5.1. I f  the resistors 
were identical (each A/Î, = 0), the node voltages would be 3 V, 2 V, and 1 V, fi-om the top 
of the chain to the bottom o f the chain, respective^. In this case, the correct output code 
OOlj = liQ, would ^>pear at the output. However, if the resistors are mismatched and 
generate the node voltages, 1.2 V, 1.9 V, and 3.1 V, listed in Figure 5.1, the flash ADC 
would produce the irKorrect output code O il; = 2,q. Scrambling the incorrect code 011; 
will never produce the correct code OOlj. Thus, the total error is preserved regardless o f 
how the bits are scrambled, and as a result, ^>plying DEM digital^ to a  flash ADC is 
ineffective.
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1.95 V
4V
iî+A/Î4
3.1V
R+AR-
1.2 V
R+AR
BA C D
Figure 5.1. A 2-bit flash ADC architecture separated into fotir distinct segments: A) 
mismatched resistor chain; B) analog connections; C) comparators; and D) digital outputs. 
The arbitrary resistor chain node voltages listed in the figure are used to illustrate the 
effects of mismatched resistors on the digital output signals.
To apply DEM to stages A  B, or C, analog methods must be used because the 
elements are either physical conqx>nents (stages A and C) or analog signals (stage B). 
Scrambling the comparators in stage C would reduce the distortion caused by comparator 
mismatches but would not reduce the distortion caused fay resistor mismatches. Similarly, 
the comparators can be virtualfy scrambled if stage B is rewired so that every resistor 
chain node voltage is connected to every cong>arator through a series o f  analog switches. 
DEM would be performed by opening or closing the switches randomly every sample. 
However, resistor mismatches are still ignored by this approach.
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Thus, in order to eliminate the effects o f the resistor mismatches, the resistors have 
to be physically rearranged in stage A. I f  the resistors are reconfigured each sample, the 
node v o lt^es will change and the corresponding con^arator outputs will also change. 
For example, the second node voltage in Figure 5.1 might be 2.1 V, which results in the 
correct output code, instead o f 1.9 V after scrambling. I f  the resistors are randomly 
connected every sanq>le, a high probability exists that the average value o f the output 
codes will be correct.
5.2 Conceptual Analysis o f the Dynamic Element M atching Process
To illustrate analog dynamic element matching, consider two similar unipolar 3-bit 
flash ADCs with 8 geometric mismatched resistors.^ The first ADC cannot eliminate 
resistor mismatches. The second ADC can eliminate  resistor mismatches by using a full 
randomization DEM technique. In each ADC, the resistor chain divides the reference 
voltage into 7 node voltages, where the error at each node J  can be found using (3.37). 
Since the node voltage errors are a function o f the resistor mismatch errors, the effects o f 
DEM can be demonstrated by considering onfy the static node voltage errors. These 
voltage errors can be represented by percent deviations firom the ideal node voltage. 
Table 5.1 lists the deviations that will be used in the followh^ example. The deviations 
given in the table were picked randomfy and are larger than normal to illustrate the effects 
ofDEM.
Figure 5.2 illustrates the input to the two flash ADCs under consideration. In 
Figure 5.2, the input signal, Xg(t), is half o f  a period o f a sanqiled sinewave^ similar to the 
signal shown in Figure 2.3(c). The amplitude ofx^(f) can be used to determine the number
•The following analysis is similar to what is presented in [4] for DACs.
 ̂Recall that the analog signal Xg(t) is the output o f the sample and hold device in F%ure 
2.2. The signal directly corresponds with the discrete time signal x[u], as explained in 
Section 2.1.
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of comparators that produce h%h output signals for each ADC. For example, Wien t = 
10, high output signals will be generated by five o f the congiarators in each ADC. For the 
first ADC, the signals through in Figure 2.9 would be high. For the second 
ADC, any five o f the output signals could go high because o f  the scrambling that occurs. 
Examples o f the results, which could be obtained if the input x j f )  were applied to the first 
ADC and the second ADC, are plotted in Figure 5.3 and Figure 5.4, respectively.
Table 5.1. Percent deviations from the node voltages o f an ideal flash ADC exhibited by 
the two non-ideal flash ADCs considered in Section 5.2.
Node Percent Deviation
1 -3%
2 +2%
3 0%
4 -3%
5 +4%
6 +1%
7 -1%
0 I
2515 300 5 10 20
Time(Q
Figure 5.2. The input signal, applied to the 3-bit flash ADCs considered in Section 
5.2.
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Figure 5.3 illustrates the percentage error produced by the first converter. In the 
figure, the numbers written above each value identify the node voltage deviations (in Table 
5.1) that were used to confu te  the percentage error for that value. Because DEM was 
not utilized by the first ADC, the order o f the numbers listed above each sample 
corresponds to a thermometer code. The dotted line in Figure 5.3 represents a running 
time average confu ted  fi-om the percentage error waveform. The overall time average of 
the first converter was calculated to be -0.929%.
Figure 5.4 illustrates the percentage error produced by the second converter. As 
with Figure 5.3, the numbers written above each value identify the node voltage deviations 
(in Table 5.1) that were used to compute the percentage errors for that value. Because 
the second ADC uses DEM, these numbers were selected randomfy. The running time 
average o f the error waveform in Figure 5.4 approaches 0%. The overall time a v e rse  of 
the second converter was calculated to be -.0.321%.
A con^arison o f Figure 5.4 with Figure 5.3 indicates that flash ADCs which use 
DEM techniques are able to produce error waveforms that have a random ^pearance. 
Furthermore, the running time average o f  the error waveform in Figure 5.4 fluctuates 
around zero, Wiereas, the running time average o f the error waveform in Figure 5.3 is 
predominantly negative for long periods o f time. These long periods o f constant error 
cause conversion nonlinearity which produces harmonic distortion.
. The above example demonstrates how DEM techniques distribute mismatch errors 
over time. Furthermore, if a continuous sinewave is applied to the first flash ADC in the 
exançle above, the error waveform illustrated in Figure 5.3 would repeat over and over in 
a periodic manner. Hence, harmonics o f the sinewave's fimdamental fiequency would be 
introduced. On the other hand, if a continuous sinewave is applied to the second 
converter, the error waveform in Figure 5.4 would not repeat in a periodic manner. This 
illustrates how DEM techniques reduce the correlation among successive sangles o f the 
conversion error eliminating harmonic distortion.
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Figure 5.3. Percentage error produced by the first 3-bit fla-sh ADC discussed in Section 
5.2 when the input in Figure 5.2 is applied (represented by the solid line). The dotted line 
represents the running time-average o f the error waveform. The numbers above each 
value correspond with the node voltage deviations listed in Table 5.1. The sum o f these 
deviations equals the percentage error.
-2  -
-3 -
-i -
-5 -
0 5 ID 15 20 25 30
Sanpie Mjirt)er (/))
F%[ure 5.4. Percentage error produced by the second 3-bit flash ADC, which uses DEM, 
discussed in Section 5.2 i^iien the hq)ut in Figure 5.2 is applied.
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5 3  Commonly Used Methods to Eliminate Resistor Mismatches
Several different methods, v ^ c h  can be used to eliminate the nonlinearity caused 
by mismatched resistor chains, have been published [35], [36], [54], [55]. The most 
commonly used methods are resistor trimming and autocalibration architectures; however, 
other techniques can also be used.
53.1 Resistor Trimming
During fobrication, the individual resistors in a resistor chain are produced at the 
same time. However, imprecise manufacturing processes create unequal resistor values 
resulting in mismatch errors. NCsmatch errors can be eliminated by designing the circuit 
so that small delta values o f resistance can be disconnected by laser trimming, fusible links, 
programmable read-onfy memory, or similar means [36]. As an exanq)le, laser trimming is 
typically performed on thin-fihn resistors as an active process \;<iiere power is ^jplied to 
the circuit and each reference voltage is microprobed while the resistors are trimmed to 
the nominal value.
Resistor trimming can be used to produce flash ADCs with resolutions o f 14 bits 
or less [36]. However, trimming is an ejqiensive technique because it adds extra steps to 
the manufacturing process, and typical^ requires specialty trained personnel to perferm 
the task. The process is very tedious because trinmung one resistor often adversety affects 
the adjacent resistors [35]. Furthermore, trimmed devices cannot be altered and cannot 
compensate for changes that may occur over time [54].
53.2  Autocalibration
Autocalibration is another popular method used to reduce mismatch errors [54]. 
Several different autocalibration architectures have been proposed by Lee and Hodges in 
[55-56]. The advantage o f autocalibration over trimming is that autocalibration eliminates
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
107
the necessity to manually adjust each chip. Autocalibration also permits the converter to 
adapt over time.
Autocalibration can be categorized as analog calibration and digital calibration 
[36]. Both techniques are similar because each halt conversion periodically for a very 
short calibration cycle. During the calibration cycle, known digital values are compared 
and matched with other combinations o f digital values to identh^ mismatches. Analog 
autocalibration corrects the mismatches by switching in or out special tr imming resistors. 
Digital autocalibration stores the mismatched values as a digital number that is added or 
subtracted from the results.
One disadvantage o f autocalibration is that it requires corq)lex circuitry to 
implement. This circuitry can also become unstable with time or ten^ierature changes. 
Autocalibration also interrupts the A/D conversion process on a periodic basis, which 
slows down the conversion process and can even result in missed codes [36]. Finalty, 
most o f the autocalibration architectures proposed in the literature cannot be applied to 
flash ADCs.
5 3 3  A dditional M ethods
Additional methods that may be used to reduce resistor mismatches exist in the 
literature. Recent methods recommend using special layout patterns that are designed to 
reduce contact resistance and the probability o f mask misalignment errors [48], [50]. 
Usii% these methods, very high precision resistors can be manufactured.
Another method that can be used to manage resistor mismatches is illustrated in 
Figure 5.5, which shows two identical resistor networks. The network in Figure 5.5(a) is 
the network manufactured on the silicon wafer. The network in Figure 5.5(b) is the 
equivalent network that is connected to the conparators in a flash ADC. The network in 
Figure 5.5(a) consists o f A x̂Af approximately equivalent resistors, where 2^ and Af is a 
large integer. Each o f the resistors are labeled where the row number, n, ranges
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from 1 to N  aaà the column number, m, ranges from 1 to M. Labels are used to indicate 
that the resistor values are each slightty different because o f manufacturing error. In the 
ideal situation, each would be equal to a special resistor design value, where R^ s  
R/M snd R is the normal resistor design value for a flash ADC resistor chain
''rrf
•V.5; w /f :
V.5:
R l , l  ^  ^ 2 2 %  ^ 2 2 ^  2̂.4% R 24:
^1,1 ^  ^14% ^12^  ^ 1.4% -̂ 14;
R .
2̂M-
N̂-l
•
Vm
Vj Vj
Vj.j
V2
•
V2
Vi F ,
(a)
1
(b)
Figure 5.5. Two equivalent resistor chain networks, (a) The fabricated resistor network 
where each resistor exhibits a  mismatch error, (b) The virtual resistor chain formed by 
taking the parallel combination o f all the resistors in each row o f the fabricated network.
Because the two networks in Figure 5.5 are defined to be equivalent, the parallel 
combination o f all o f the resistor's, R^ in each row j  o f the large network can be written as
uJ » = \ _ (5.1)
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Equation (5.1) expresses the value o f each resistor, Rj, for J  = I to N  ia Figure 5.5(b). If  
the resistor mismatch errors in Figure 5.5(a) are modeled using a gaussian pdf with a mean 
o f zero and a small standard deviation, a high probabUi^ exists that each Rj in Figure 
5.5(b) are nearly equal because
R ^ = ^  = ̂ = R .
M  M  (5.2)
In other words, the resistor mismatches in the large network can be reduced by creating so
many o f them that the time average o f the parallel combination o f each row is nearly equal
to  the time average o f the parallel combination o f the other rows. This results in a resistor
chain with nearly equivalent resistors as shown in Figure 5.5(b). Extending this concept
further, a  series o f switches, which connect only some o f the resistors per row each
sanq}le, can be added to the network in Figure 5.5(a) and switched in a random manner.
For example, if M =  10, and 8 resistors are randomly switched ’in’ per row each sample,
then a large network should be manufactured where each R„̂ „ equals ^iproximatety 160 Q
in order to generate a virtual resistor chain that contains 20 Q resistors.
One disadvantage o f using this approach is that a large number o f resistors are
required and each o f the resistor values must be greater than the equivalent resistance.
Large resistors require additional die space and consume more power. In addition, large
resistors are more likely to exhibit linear gradient mismatches [48], which would not be
e liminated by this technique. Determining the ^propriate value o f A/is another difficulty.
I f  M  is too small, the probability o f the mismatches averting  out is low. If  Af is large, the
circuit size is prohibitive and the individual resistor values must be very large.
5.3.4 Lim itations of C urrent Methods
Although the methods discussed in the previous sections can reduce the 
nonlinearity o f a flash ADC, each method has disadvantages. The remaining sections o f 
this chapter introduce alternative DEM techniques that can also be used to improve the
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performance o f flash ADCs. Furthermore, the DEM architectures in the following 
sections were designed to use as few conqwnents and switches as possible and still yield 
sadsfactoiy results.
5.4 Simulating a Flash ADC
To establish a performance measure by which the DEM architectures that are 
presented in this thesis can be conyared, simulated power spectral densities (PSDs) o f an 
ideal flash ADC, a dithered ideal flash ADC, and a non-ideal flash ADC are presented in 
this section.
5.4.1 The Power Spectral Density of an Ideal Flash ADC
As shown in Chapter 2, an ideal flash ADC performs a nonlinear operation on the 
iiq)ut signal, resulting in quantization error that varies from -q!2 to q!2 when rounding is 
used. An exanq>le o f this quantization error is plotted in Figure 2.6(b). To illustrate the 
frequency spectrum o f an ADC's quantization error, consider an ideal 8-bit flash ADC 
where the input signal, x„(r), is a 1000 Hz sinewave. A simulated PSD of the input signal 
is shown in Figure 5.6(a). The corresponding flash ADC output PSD is displayed in 
Figure 5.6(b), which depicts the 1000 Hz tone in addition to quantization noise. Figure 
5.6(c) illustrates the error PSD obtained by subtractii% the output PSD from the input 
PSD.
As discussed in Section 2.5, the quantization error o f a flash ADC is commonly 
assumed to be a white-noise random process that is uniform over the range o f the 
quantization error. Figure 5.6(c) illustrates that this assumption is not valid for sinewaves. 
However, the assumption is generally valid for complicated signals includii% speech and 
music where the signals fluctuate rapidly in an unpredictable manner [31].
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Figure 5.6. Simulated PSDs for an 8-bit ideal flash A/D conversion process, (a) Input 
signal; a full-scale 1000 Hz sinewave. (b) Output signal illustrating quantization noise, 
(c) Error signal
The codes that were used to generate the simulated PSDs in Figure 5.6 are given 
in Appendix B. The codes simulate an R-2R-3R flash ADC, which performs rounding. In 
the simulations, the des%n resistor value, R, was given a value o f 20 Q, and the input 
signal Xg(t), was chosen arbitrarily to be a 1000 Hz sinewave with a peak ançlitude o f 1 
V. This signal was san^led at 8192 Hz, which is a frequency commonly used to generate 
low quality *.wav files for personal con^uters. The positive and negative reference 
voltages o f the simulated flash ADC were +1 V and -1 V, respectively. Thus, the full- 
scale range o f the simulated ADC was equal to 2 V and the quantization step size, q, was 
equal to 7.8125 mV.
The signal-to-noise ratio (SNR) o f the simulated ideal converter was computed by 
finding the variance o f the iiq)ut and dividing it by the variance o f  the error. This value
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was calculated to be 50.061 dB, which is very close to the predicted value o f 49.92 dB 
given by (2.16). In addition, the spurious-free dynamic range (SFDR) o f the ideal 
converter was measured to be 63.909 dB.
S.4.2 The Pow er Spectral Density of a Dithered Ideal Flash ADC
In general as illustrated in Figure 5.6(c), the quantization error o f an ideal flash 
ADC will not be evenly distributed over all frequencies. Therefore, a technique called 
ditherii^ is frequently used to force the quantizer error to  become an independent and 
identically distributed (LLd.) error sequence that appears like white noise [6]. Dithering is 
typically used whenever the ADC irq)ut signal is a sinewave or a time-invariant signal. 
Similar to (2.5), the transfer function o f a dithered quantizer can be written as
y[n] =  Ô  W « ]  +  w [ « ] }  (5 .3 )
where Q{ } is the quantization operator, y[ri\ is the quantizer output, x[ri\ is the quantizer 
input, and yv\ri\ is a random dither process that is independent o f x[n]. I f  available, the 
dither sequence is sometimes subtracted at the quantizer output. Thomas Stockham, Jr. 
discovered (by accident) that using a triangular probability density for the dither sequence 
results in noise that is independent o f the input signal [6].
The simulated PSDs for a dithered ideal flash ADC are shown in Figure 5.7. The 
dither sequence used to generate the plots was an LLd. sequence with a triangular pdf over 
the interval Thus, the input signal PSD in Figure 5.7(a) consists o f an ideal
sinusoid plus independent white noise with a power o f g^/4 [6]. The flash ADC output 
PSD is displayed in Figure 5.7(b) and the corresponding error PSD is displayed in Figure 
5.7(c). Figure 5.7(b) illustrates that, by applying a dith^ed input, the quantization noise is 
distributed almost evenly over all frequencies so that no spurious tones are visible. The 
SFDR o f the flash ADC represented by Figure 5.7(b) was measured to be 72.388 dB. In 
general dithering in^roves the SFDR o f a converter. However, dithering also decreases
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the SNR o f the converter because additional noise is supplied to the system. Because 
dithering lowers the SNR, its effectiveness has been heavify debated in the literature [6].
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Figure 5.7. Simulated PSDs for an 8-bit dithered ideal flash A/D conversion process, (a)
Input signal: full-scale 1000 Hz sinewave plus triangular dither sequence over [-q,q\. (b)
Output signal illustrating white conversion noise, (c) Error signal
5 .43 The Power Spectral Density of a Non-ideal Flash ADC
A non-ideal flash ADC was defined in Chapter 3 as a flash ADC that exhibits 
conversion noise in addition to quantization noise. The additional conversion noise is 
typically generated by resistor mismatches. Thus, a  non-ideal flash ADC will exhibit 
harmonic distortion and spurious firequencies. Furthermore, a  nonrideal flash ADC wiH 
have a low SFDR and a reduced effective number o f bits (ENB).
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To illustrate how a  mismatched resistor chain affects a flash ADC's output PSD, 
consider an 8-bit dithered non-ideal flash ADC, which contains geometric resistor 
mismatches that are modeled using a gaussian pdf with a mean o f 20 Q and a standard 
deviation o f 0.5%.^ After applying the dithered irput that was used in the previous 
section, the flash ADC's PSDs were simulated The input PSD illustrated in Figure 5.8(a) 
is equivalent to the PSD illustrated in Figure 5.7(a). The simulated output PSD illustrated 
in Figure 5.8(b) contains spurious frequencies. With the exception o f DC, the largest spur
^0.5% is a conservative^ large value. Nevertheless, other authors have used similar 
values in their simulations (see Section 3.1.3.3 and the tables o f resistor tolerances in [33] 
and [36]). Note also that dynamic mismatches and linear gradient mismatches were not 
simulated but would produce similar effects. The codes used to simulate the geometric 
mismatches can be found in Appendix B. The codes apply Equation (3.75).
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is located at the first harmonic o f  the iiq)ut signal, which is 2000 Hz. Higher order 
harmonics are also distinguishable, including aliased harmonics that can be identified by 
using the following formula [44]:
foa —
+ if  A: is odd
n f „ - k —  ifk isev en
2 (5.4)
In (5.4), is the firequency o f the hq)ut signal (1000 Hz), is the ADC sampling 
frequency (8192 Hz),./0«ir ^  ^ harmonic output fi-equency, n identifies the harmonic order, 
and A; is a positive integer that is used to account for muhÿles of the sampling firequency. 
The samplii^ firequency, which is used to generate the simulations, exceeds the Nyquist 
firequency o f2000 Hz by more than 4 times. Therefore, if  no harmonics exist, as in Figure 
5.7, no aliash^ occurs. However, harmonics greater than half of the sampling frequency 
will be aliased. For exanq>le, if n = 6 then an aliased harmonic will appear at 2192 Hz 
when k =  \.  Similarly, if w =  8 an aliased harmonic will appear at 192 Hz when k =  \. 
Both o f  these spurious tones are clearly visible in Figure 5.8(b).
Because o f the harmonic distortion resulting from the resistor mismatches, the 
SFDR o f the ADC represented in Figure 5.8(b) is only 47.321 dB, which is 25 dB lower 
than the SFDR of the simulated ideal flash ADC. The SNR o f the non-ideal flash ADC is 
also lowered to 43.525 dB. Using (2.17), the effective number of bits o f the non-ideal 
flash ADC can be calculated to  be onfy 7 bits. Thus, the mismatches reduce the overall 
resolution o f the flash ADC by one bit.
Dynamic element matching will not improve the SNR or the ENB. The primary 
purpose o f dynamic element matching is to distribute the power o f the harmonic 
congwnents over all fiequencies. This process removes the correlation between the error 
o f each sample, resulting in conversion error that can be modeled as white noise. The end 
result is a  relatively flat error PSD and a converter with a high SFDR
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5.5 Full Randomization DEM in Flash ADCs
A flash ADC architecture that can frilly rearrange the resistors in its resistor chain 
is defaied as a frill randomization DEM architecture. Therefore, a 6-bit frill randomization 
DEM flash ADC architecture has (2*)! different resistor chain configurations. As 
discovered in C huter 4, the effects o f conqxinent mismatches can be effectively 
eliminated without frill randomization DEM
5.5.1 Full Randomization DEM Architectures
Two full randomization DEM architectures, which may be used to e liminate  
mismatched conqxments in a flash ADC, are presented in this section.'* These 
architectures are the completer-connected architecture and the Bene§ architecture. 
However, each o f these architectures is hardware inefficient, and therefore, impractical for 
flash ADCs with resolutions greater than 3 bits.
5.5.1.1 Completely-Connected Architecture
A completely-connected full randomization DEM architecture can be formed by 
connecting the bottom o f each resistor in a flash ADC's resistor chain to the top o f every 
other resistor via switches. The top o f each resistor is also connected through a switch to 
the positive reference voltage. Likewise, the bottom of each resistor is connected through 
a switch to the negative reference voltage. I f  the architecture utilizes an R-R-R resistor 
chain, the total number o f switches required is 2* + 2^. This value can be found by 
totaling up the number o f switches as follows;
• 2* switches connecting P^^to each resistor.
*The components are usually the mismatched resistors in the resistor chain Mismatched 
conparators may be scrambled simultaneously because the physical locations of the 
resistors and comparators are fixed and the two are connected. All o f the flash 
architectures presented in this chapter scramble the components together.
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• 2* switches connectnp - F ^ to  each resistor.
• 2* sets o f 2^-1 switches connecting each resistor to all o f  the other 
resistors.
In practice, as discussed in C hpter 3, an R-2R-3R resistor chain is often used 
instead o f the R-R-R resistor chain. However, scramhlmg the positions o f the R and 3R 
resistors amongst all o f the 2R resistors in the chain would be thoroughly inpracticaL 
Therefore, two different resistor randomization methods for an R-2R-3R resistor network 
can be used, as shown in Figure 5.9. Figme 5.9(a) shows a typical R-2R-3R resistor chain 
for a 2-bit flash ADC. The 3R resistor at the top o f the chain can be separated into an R 
resistor and a 2R resistor as shown in Figure 5.9(b). I f  this approach is taken, the DEM 
architecture can be designed to scramble only the 2^-1 2R resistors in the middle o f the 
chain. The node between the top two resistors (R and 2R) would not be connected to a 
comparator so that the two resistors appear to be a single 3R resistor.
As shown in Figure 5.9(c), the resistors in the R-2R-3R chain can also be 
separated into a  series o f 2*^‘ smaller resistors Wiich each have value R. Using this 
approach, the DEM architecture can be designed to scramble all o f the individual resistors 
as if the chain were an R-R-R resistor chain. The ppropriate nodes would then be 
connected to the conparators in such a way that the chain would appear to be an R-2R- 
3R chain. The disadvantage o f this second approach is that it requires twice as many 
switches to ftmction properly. For this reason, the author uses the first approach 
throughout this thesis. Althoi^h not all o f the resistors are randomized using the first 
approach, numerous simulations performed by the author have shown that it produces 
reasonable results for high resolution flash ADCs.
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Figure 5.9. Three equivalent ways to represent a 2-bit flash ADC R-2R-3R resistor chain 
(a) Regular structure, (b) Symmetric structure with the top resistor in (a) divided into the 
resistor values R and 2R. (c) Double-sized structure obtained by separating all the
resistors in (a) into the design value R.
If the conpletely-connected architecture contains an R-2R-3R resistor chain, a 
total of 2 ^  - 2* switches are required. Thus, the R-2R-3R chain requires 2^^ less 
switches than the R-R-R resistor chain. Because each o f the conpletely-connected 
architecture switches must also have a control signal, routing the control signals is 
difficult. Furthermore, a layout pattern for all o f the switches is challenging to design. 
Thus, the completely-connected DEM architecture is very inpractical for high resolution 
systems. For exanple, an 8-bit completely-connected architecture would require 65,280 
switches if an R-2R-3R resistor chain was used. Although some o f the control signals and 
switches may be reduced by utilizing symmetry, the amount o f wafer real estate saved 
would not justify the use o f a completely-connected architecture in a high resolution 
system.
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5.5.1.2 Multistage Interconnection Networks
Multistage intercomiection networks (MINs) can be used as an akemative to the 
conpietely-connected architecture to reduce the number o f switches required. Although 
the techniques are similar to those discussed in Chapter 4, the MINs must be carefully 
configured to correctly scramble the resistors in a flash ADC resistor chain.
Figure 5.10 illustrates a Benes network that has been hardwired to emulate a R- 
2R-3R flash ADC resistor chain for a 3-bit system. With this network, every permutation 
o f the 2R resistors can be obtained Hence, the Benes network can be used to provide full 
randomization DEM if  the correct control codes are utilized. However, determining the 
correct control codes is challenging. If  incorrect control codes are used, some o f the
resistors in the chain will be bypassed. For exanple, if the binary switches numbered 24,
18, and 13, in Figure 5.10, are each set to swap and the switches numbered 9, 5, and 1 are 
each set to pass, the reference voltage, will be shorted to ground through the two R 
resistors. Nevertheless, if the proper control codes are utilized, any permutation o f the 
seven 2R resistors can be obtained. For exanple, the permutation 4762153 can be 
obtained with the following control code:
24 23 22 21 20 19 18 17 16 15 14 13
0 0  1 0 1 0 0 0 0 1 0 1
12 11 10 9 8 7 6 5 4 3 2 1
0 0 0 0 0 0 1  1 0 1 0 0  
The numbers above each line represent the binary switches numbered m Figure 5.10. AO 
indicates that the corresponding switch is set to pass and a 1 indicates that the 
corresponding switch is set to swap.
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Figure 5.10. A 3-dimensional Benes network configured to provide full randomization 
DEM for a 3-bit flash ADC. Although not shown, connections exist from the numbered 
outputs around to the corresponding numbered inputs o f the network. For exanple, 
output 1 is connected to input 1 and so on.
Full randomization DEM can be realized by using the Benes network to provide 
(2*-l)! different resistor chain configurations for an R-2R-3R resistor chain with 2* 
resistors. Partial randomization DEM networks may also be realized by using one o f the 
other MINs discussed in Chapter 4. Any MIN that is used should be cormected in a 
pattern similar to what is shown in Figure 5.10. The number o f binary switches required 
by each o f the MINs is given in Table 4.5. For exanple, an 8-bit flash ADC would require 
2048 binary switches if  a  Benes network were used to provide fuH randomization DEM. 
Assuming that each binary switch contains four conplimentary CMOS switches, the Bene§
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network would require 8192 switches, which is a tremendous hardware reduction 
conpared to the 65380 switches required by the conpletefy-connected architecture.
Nevertheless, MINs still require a large number o f digital switches and the 
switches can become mismatched as discussed in Section 4.1.3. Furthermore, the number 
o f switches in between each resistor in a Benes network is 2b. Therefore, an 8-bit resistor 
chain would have 16 switches in between each resistor in the chain! In addition to these 
disadvantages, the switches would need to be designed to permit a wide range of voltages 
to be placed across their nodes. Thus, MINs are not a  practical DEM solution for flash 
ADCs.
5.5.2 The PSD of a Flash ADC Using Full Random ization DEM
The simulated output PSD for a nonrideal flash ADC using full randomization 
DEM is shown in Figure 5.1 l(b).^ The same dithered input sequence and static mismatch 
errors used previously were used to simulate the non-ideal flash ADC represented in 
Figure 5.11. For each sairple, the resistors were uniformly and randomly rearranged. 
Thus, every resistor chain permutation occurred with equal probability.
A comparison o f Figure 5.11 with Figure 5.8 emphasizes that full randomization 
DEM can eliminate the harmonic spurs resulting from resistor mismatches. The SFDR o f 
the fuH randomization DEM converter was measured to be 66.17 dB, which is an 
improvement o f almost 20 dB over the typical converter represented in Figure 5.8. 
However, a comparison o f the output PSD in F^ure 5.11(b) with the dithered input PSD 
in Figure 5.11(a) affirms that the SNR was decreased by the DEM process. The SNR was 
measured to be 39.836 dB, which is almost 4 dB lower than the typical ADC value. 
Although full randomization DEM can reduce harmonic distortion, a  better DEM 
technique would use less hardware, exhibit a higher SNR, and provide equivalent results.
^Many different simulations using dhfferent itpu t frequencies were performed by the 
author. All simulations produced similar results.
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Figure 5.11. Simulated PSDs for an 8-bit non-ideal flash A/D conversion process that 
utilizes foil randomization DEM. (a) Input signal: full-scale 1000 H z sinewave plus 
triangular dither sequence over {-q,q\. (b) Output signal illustrating white conversion 
noise and no harmonic distortion, (c) Error signal.
5 3 3  Statistical Analysis of Full Randomization DEM
Using an approach similar to the discussion given in Section 4.1.1, this section 
presents a statistical proof that illustrates how full randomization DEM is able to average 
the mismatched resistor values in a  R-R-R flash ADC resistor chain. For every sample 
taken during the A/D conversion process, full randomization DEM reorders the 2* 
resistors in a flash ADC resistor chain by choosing any o f the resistor chain configurations 
with equal probability. Thus, full randomization DEM can be modeled as a random 
process with the discrete uniform distribution
f(,x)=P(X = x ) ^^  
k (5.5)
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where k  is the total number o f realizable permutatk>ns and at is a column vector containing 
a single permutation that represents the actual resistor values. For exanple,
•̂ 1 ~ »
= [ - ^ 1 ] ,
and so on. Each R^ for / = 1 to is defined by (3.1). For a full randomizatfon DEM R- 
R-R flash architecture, k  = (2*)!
The mean o f the random vector X  can be found by summmg each unique x  over 
the total number o f permutations such that
vfoere
R.
N  ’
A’
R ^ = '^ R ,  = N R + A R ^ ,
f=I
and
(5.6)
(5.7)
(5.8)
(5.9)1=1
Rj and A/Î, are defined in (3.1). Equation (5.6) indicates that full randomization DEM 
averages the resistor values in the chain. Therefore, each o f the resistors in the chain can 
be modeled with a new resistor that has a value equal to the average o f all the mismatched 
resistors as shown in Figure 4.2(c).
To illustrate (5.6), consider a 2-bit flash ADC with four mismatched resistors.^ 
The 24 resistor chain configurations provided by full randomization DEM are
4The mismatches could be any type, including linear gradient mismatches, geometric 
mismatches, or dynamic mismatches.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
124
•*24
Rr R, -  &
R2 R̂ -  R,
A R. Ri -  Æ ,
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The mean o f  these vectors is found using (5.6) as
/̂ AT = — [-«1 + +JC3+ -+ X 2,]
24
J _
24
6 i?j +  6 i ^  4- 6R2 +  6R^ 
6Ri +  67^  4- 6Rj 4- 6i?4 
6R^ 4- 6R2 4- ô i î j  4- 6R^
6Rj 4- 6 i ^  4- 6Rj 4- 6R^
X ' 'R ttJ
_  1 Rat
“ 4 Ruu Rat
.R a t. Rap.
This exanple indicates that scrambling the resistors over time produces the same 
averaging effect as rotating the resistors over time. Thus, foil randomization DEM is 
comparable to clocked averaging DEM. The time-averaging removes the harmonic 
distortion from the ouput o f  the ADC.
Using the uniform distribution in (5.5) the variance o f A' can be calculated as
^  /»! (5.10)
In (5.8), if  ARfgf = 0 (i.e., the mismatch errors all total to zero), = A/R, R ^  = R, and 
is a column vector with the ideal des%n value, R, m every position. The variance o f A  in
(5.10) can then be reduced to
(5.11)
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where each à x ^  is a  column vector containing a single permutation o f the resistor 
mismatch errors squared. For exanple.
Ax  ̂= j .
Substituting each à x f  into (5.11), the variance o f A” can be calculated as
—
(5.12)
Thus, the variance o f A"is a N-Iength column vector with identical values in every position.
Equations (5.6) and (5.12) give the mean and variance, respectively, o f a folly 
randomized resistor chain. When all o f the resistor mismatch errors add up to zero, the 
mean o f each o f the resistors in the randomized chain is R. The variance o f each resistor 
in the randomized chain is the average of all the squared mismatch errors. If  each 
mismatched resistor in the fabricated chain is modeled with a gaussian distribution 
fonction, N(R,aj^, where each AR, = then (5.12) becomes
V —
(5.13)
Equation (5.13) indicates that the variance of each resistor in the randomized chain is 
equal to the variance o f the gaussian pdf used to model the resistor mismatch errors in the 
mismatched chain. Although a gaussian distribution may be used to model the mismatch 
errors, the errors typicalfy are static. Equation (5.13) inplies that the gaussian distribution
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parameters used to model the mismatch errors in the physical resistor chain are translated 
to the resistors in the virtual resistor chain.
To illustrate, consider a 2-bit flash ADC with mismatched resistors that are 
modeled with the gaussian distribution A^(20,0.005) D . Using this distribution, the 
following resistor values were generated: R, = 20.003 Q, R  ̂=  19.998 Q, R3 =  19.994 Q, 
and R4 = 20.005 Q. Therefore, the following mismatch errors can be computed using 
(3.1): ARj =  0.003 O , A R g= -0.002 Q, AR3 =  -0.006 Q, and AR^ =  0.005 Q. In this 
example, the mianatch errors are static and the errors add ip  to zero. Although these 
resistors are permanently mismatched, the resistors will appear to be 20 Q  resistors when 
averaged over all time. Furthermore, the virtual resistor chain contains 20  Q resistors that 
have a variance o f0.005 Q.
5.6 A H ardw are Efficient DEM A rchitecture for Flash ADCs
Section 5.5 indicated that full randomization DEM in flash ADCs with resolutions 
greater than 3 bits is impractical because o f hardware complexity. Therefore, hardware 
efficient architectures are needed for DEM to be a realistic method for reducing the effects 
o f resistor chain mismatches. This section introduces a new DEM architecture that is not 
only hardware efficient, but when used property, can outperform the full randomization 
DEM architectures.
5.6.1 Proposed A rchitecture
The proposed hardware efficient architecture is shown in Figure 5.12(a) for an R- 
R-R chain and Figure 5.12(b) for an R-2R-3R chain, which uses the R-2R-R structure in 
Figure 5.9(b). For sinplicity, each architecture in Figure 5.12 is for a 3-bit flash ADC. 
Each resistor in the architecture is given a subscript so that it can be identified. 
Nevertheless, each R, = R. Furthermore, each switching block in Figure 5.12 is controlled 
by two control signals, wfoich are labeled with binary numbers that will be discussed in
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Section 5.9. The outputs o f  each switching block are hardwired to the flash ADC 
conparators as indicated by the arrows. Note that one additional conparator is required 
by the architecture; however, at any given time, only 2*-l are in use.
The R-R-R structure in Figure 5.12(a) contains 2* resistors, 2* comparators, and 2* 
switchii% blocks and it requires 2 ^ ' independent control signals. The R-2R-3R structure 
in Figure 5.12(b) contains 2*4-1 resistors. However, at any given time, the resistor, Rq, at 
the top o f the structure is combined with one o f the 2R resistors in the middle o f the 
structure to form a 3R resistor. The number o f conparators in Figure 5.12(b) is 2* and 
the number o f switching blocks is 2*-l. The R-2R-3R structure requires 2(2*-l) 
independent control signals.
S.6.2 Switching Block Details
The details o f each switching block are shown in Figure 5.13 where the thick dark 
line surrounding most o f the illustration represents the borders o f  the switching block. 
Each switchir^ block has nine external connections, which correspond to the nine 
connections shown on each switching block in Figure 5.12. As illustrated in Figure 5.13, a 
conparator is hardwired to each switching block. The other two connections on the right 
o f the block are hardwired to the negative reference voltage. Similarly, the two 
connections on the left o f the block are hardwired to the positive reference voltage. In 
addition to the resistor connections on the top and bottom o f the switching block, Cj[«] 
and are digital signals that can be used to control it. The control signals must never 
be digitally high at the same time or the switching block will short out the resistor chain.
Inside the switching block seven conplementary CMOS switches perform the 
switching operations. The details o f each pass gate are depicted in Figure 4.25. If  the 
signal s, in Figure 4.25, is high then a connection will be established between the two 
nodes throi%h the pass gate as indicated by the dotted lines in Figure 5.13. If  the signal s 
is low then the connection between the two nodes will appear to be open.
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Figure 5.12. Hardware efficient DEM architecture, (a) R-R-R structure, (b) R-2R-3R 
structure. Details o f each switching block are illustrated in Figure 5.13.
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The operation o f the switchmg block is such that if c jn ] is high and is low, 
P^^will be connected to the top resistor and -P^^will be connected to the bottom resistor. 
Reversing the polarities o f the control signals connects the reference voltages to the 
opposite resistors. In either case, the comparator is disabled. If  both control signals are 
low then the two resistors are connected to each other and the conparator is connected to 
the node between them.
The switching blocks can be used to virtualfy rearraipe the resistors in the 
structure. Because the positive and negative reference voltages can be connected to either 
side o f each resistor in the structure, the resistor chain can be flipped from top to bottom. 
To illustrate, suppose that the control signal labeled 1100 in Figure 5.12(b) is h%h and 
that all other control signals are low. The resulting resistor chain, depicted in Figure 5.14 
can be identified by the permutation 4321765, where the numbers o f the permutation 
correspond with the resistor subscrpt numbers in the figure. If  the control signal labeled 
0011 is high, the resistors would be configured according to the permutation 5671234. 
Thus, the resulting resistor chain, with at the top and at the bottom, is a  verticalfy 
flipped replica of the previous chain.
■o- -  -o
-o-
Figure 5.13. Details o f the switching blocks shown in Figure 5.12. The switching block 
contains 6 conplimentary CMOS switches that are controlled by and/or (See
Figure 4.25) When a control signal is high the digital switch 'closes' connecting the two 
nodes shown ty  the dotted lines.
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Figure 5.14. The R-2R-3R structure in Figure 5.12(b) c o n fu te d  so that the resistor 
chain permutation 4321765 is obtained. The resistors 2R^ and Rq are combired to form a 
single 3R resistor.
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5 .63  Thermometer Decoder Logic
The thermometer decoder b g k  that is normalty used to generate the output, 
o f a flash ADC must be modified if the proposed architecture is used. The architecture in 
Figure 5.12 produces a shifted thermometer code that will become com pted  if regular 
thermometer decoder logb is used to convert the code into a binary code. This problem 
can be resolved by loading the conparator outputs into a shift register w hbh shifts the 
digital code, y{rt\, by an appropriate number o f bits that corresponds with the control 
signal code. The disadvantage o f this sohitbn is that it requires a high speed clock, which 
is fester than the sampling clock, to p e ^ rm  the number o f shifts.
A better solution is obtained by redesigning the decoder logic so that it decodes all 
o f the possible outputs. To demonstrate how this can be acconpHshed, consider the truth 
table for a 2-bit flash ADC given in Table 53 . The AJs in the table represent the 
thermometer decoder irputs, y,[n], and the B ’s represent the binary coded output, yg[n]. 
implying the Karnaugh mapping process to Table 5 3
A) = ^1-4) + ̂ 1- (5-14)
In (5.14), the overbar is used to denote the conplement o f a symboL The truth table for 
the DEM logic is given in Table 5.3."̂  From this table it is easy to show that
B■̂ = A^A  ̂+ AyÂ y + A-̂ Ay
Bq =  A^AyA^ + A^AyA^ +  A2AyAf  ̂+  A2AyAQ. (5.15)
A conparison o f (5.14) and (5.15) indicates that the DEM architecture in Figure 5.12
requires more decoding logic than is required by the normal fla<;h ADC architecture.
Nevertheless, decoding logic is typkalfy fekicated in a large circuit array similar to the
^For sinplicity, the truth table does not account for the extra conparator that exists in the 
architecture illustrated in Figure 4.12. Note that the DEM logic must account for all 
regular thermometer codes and all riiifted thermometer codes.
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structures found in ROMs or PLAs (in feet, these are often used). Therefore, the extra 
logic required by the proposed architecture can be satisfied by making extra connections 
within a logic array.
Table 5.2. Truth table for the logic o f a 2-bit flash ADC thermometer decoder. The A '̂s 
indicate the thermometer code and the B/s mdicate the binary output code.
A A A A Bo
0 0 0 0 0
0 0 1 0 1
0 1 1 1 0
1 1 1 1 1
Table 5.3. Truth table for the logic o f a 2-bit flash ADC thermometer decoder that utilizes 
the DEM architecture in Figure 5.12. The A/s indicate the thermometer code and the B/s 
indicate the binary output code.
A A A 5. Bo
0 0 0 0 0
0 0 1 0 1
0 1 0 0 1
0 1 1 1 0
I 0 0 0 1
1 0 1 1 0
1 1 0 1 0
1 1 1 1 1
5.7 Barrel Shifting DEM in Flash ADCs
In Section 4.1.1, a  mismatched resistor chain was shown to behave sim ilar to an 
ideal resistor chain if the resistors are rotated one position each sample [1]. Barrel shifting 
has also been shown to reduce the harmonic distortion o f a mismatched DAC [2-3]. 
Nevertheless, barrel shifting DEM produces undesirable tones m stochastic flash DACs 
[5], [9]. Using the architecture shown in Figure 5.12, barrel shifting DEM can be applied
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to a non-ideal flash ADC. For exanple, the switchmg block control signals in Figure 5.12 
can be supplied by a large wrap-around shift register vdiere each ou pu t o f the register is 
connected to one o f the control signals. The shift register is loaded with zeroes in all 
positions but one. As the contents o f the register are shifted, the high bit is shifted one 
position for each sanple, which virtualfy rotates the resistors through the chain. Klaassen 
used a similar technique to create an al)solute voltage divider [1].
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Figure 5.15. Simulated PSDs for an 8-bit non-ideal flash A/D conversion process that 
utilizes barrel shifting DEM. (a) Input signal: full-scale 1000 Hz sinewave plus triangular 
dither sequence over [-^,g]. (b) O uput signal illustrating cyclic spurious tones predicted 
by (4.25). (c) Error s ig i^
Simulated PSDs for an 8-bit R-2R-3R flash ADC that uses barrel shifting DEM are 
depicted in Figure 5.15. The input and mismatch errors used previously were also used to 
generate the PSDs in Figure 5.15. A conparison o f Figure 5.15 with Figure 5.8 indicates 
that barrel shifting DEM can eliminate harmonic tones due to resistor chain mismatches.
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However, the output PSD in Figure 5.15(b) is worse than the non-ideal flash ADC output 
PSD shown in Figure 5.8(b) because additional tones have been introduced. Several o f 
these tones exist in the passband as discussed in Section 4.2.3. In feet, (4.25) can be used 
to mathematically determine the frequencies that are marked in Figure 5.15(b). The 
spurious frequencies are a frmction o f the finite size o f the resistor chain and the cycle 
frequency defined in (4.11). The largest spur in Figure 5.15(b) is at 32 Hz, which is the 
cycle frequency o f the shift register used to implement barrel shifting DEM. The other 
two frequencies indicated in (4.25) also appear at 1968 Hz and 2032 Hz. I f  (4.25) was 
expanded further, by usir^ additional terms o f the Fourier series, many o f the other 
spurious tones in Figure 5.15(b) would also be indicated.
The spurious-free dynamic range o f the barrel shtfting converter represented in 
Figure 5.15(b) was measured to be 52.281 dB, which is onfy a 5 dB improvement over the 
non-ideal converter. The SNR o f  the flash ADC was measured to be 42.413 dB. 
Although, barrel shifting DEM has a low SFDR, the PSD plot indicates that element 
matching is occurring.
5.8 Stochastic Barrel Shifting DEM in Flash ADCs
If  the shift register in the barrel shifting DEM architecture was shifted by a random 
amount each sangle instead o f just one position, a stochastic DEM architecture would be 
created. The potential to com plete^ eliminate conqwnent mismatches is high if the 
random shift amount is chosen unifr>rmly from the maximum number o f shifts possible, 
which equals 2*-l for an R-2R-3R structure. However, a very fest clock signal is required 
to control the shift register because the shifting needs to occur each sample. For example, 
consider an 8-bit flash ADC that uses stochastic barrel shifting. If  255 different resistor 
configurations are desired, the clock used to control the shift register needs to be 255 
times fester than the sampling clock.
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Another ahemative that can be used when controlling the stochastic barrel shffHng 
DEM network is to limit the amount that the shift register can shift in ary given sample. 
This technique can be defined as stochastic barrel shifting DEM of the Ath-order, where k  
pecifies the maximum number o f shifts possible per sample. As k  pproaches one, the 
output PSD o f the ADC appears more and more like the PSDs generated by barrel shifting 
DEM. As k  approaches 2*, the ouput PSD appears more and more like the PSDs 
generated by full randomization DEM.
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Figure 5.16. Simulated PSDs for an 8-bit non-ideal flash A/D conversion process that 
utilizes stochastic barrel shifting DEM o f the lOth-order. (a) Iiput signal: full-scale 1000 
Hz sinewave plus triangular dither sequence over (b) Ouput signal illustrating
groups o f purious tones which are not related to harmonics, (c) Error signal.
To illustrate stochastic barrel shifting DEM, consider foe simulated PSDs in Figure 
5.16 which illustrates P e  effects o f a lOth-order stochastic barrel shifting DEM 
architecture on P e  same irput and mismatches used previously. At each sample, P e  shift
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register shift amount was chosen uniformly from 1 and 10. The flash ADC output PSD in 
Figure 5.16(b) is less distorted than the output PSD in Figure 5.15(b); however, new 
spurious tones ppear. Additional simulations were performed by P e  auPor using 
dijBferent order stochastic barrel shifting DEM architectures. For example, a 255P-order 
stochastic barrel shifting DEM architecture produced results similar to P e  simulated fiiU 
randomization DEM PSD output shown in Figure 5.11(b). The results o f P e  simulations 
mdicate that a nearly linear relationshp exists between P e  amount o f shifting and P e  level 
o f distortion. The SFDR o f Pe simulated converter represented in Figure 5.16(b) was 
60.011 dB, an inprovement o f almost 13 dB over P e  non-ideal converter. The SNR was 
measured to be 42.383 dB.
5.9 Partial Randomization DEM in Flash ADCs
The disadvantage o f P e  barrel shifting DEM approach is that additional purious 
tones are generated. AlPough some o f Pese can be eliminated w iP  stochastic barrel 
shifPig DEM, a tradeoff exists between clock speeds and P e  amount o f distortion. This 
section introduces a simple DEM technique that does not use shifting at all; however, it 
does utilize P e  hardware efScient architecture illustrated in Figure 5.12.
5.9.1 Partial Randomization DEM ArchitecPre
Usii% only 6+1 random control bits, P e  architecture in Figure 5.12 can be 
configured to provide partial randomization DEM comparable in quality to full 
randomization DEM. Partial Randomization DEM is performed by using a decoder 
similar to what is shown in Figure 5.17. The random control bits, c,[n], which can be 
generated w iP  a linear feedback shift register (LFSR) or some oP er mePod, form a 
(6+l)-bit control word. The control word is connected to P e  control word decoder, 
which sets P e  corresponding output signal high and keeps P e  remaining signals low. The 
outputs o f P e  decoder are connected to P e  corresponding numbered control lines in
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Figure 5.12(a) or Figure 5.12(b). The control lines labeled 1111 and 1000 should be tied 
together if  P e  R-2R-3R structure is used. The control lines labeled 0000 and 0111 should 
also be tied together. When everything is connected as stated above, P e  R-R-R structure 
can generate 2^* different configurations o f P e  resistors. The R-2R-3R structure can 
produce 2^^ - 2 different configurations.
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Q
*o
cj[n]----- o
CiM----- oa
§
u
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-0001
-0010
-0011
0100
0101
0110
0111
1000
1001
1010
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1100
1101
1110
1111
Figure 5.17. Control word decoder used to implement 3-bit Partial Randomization DEM. 
The outputs are connected directly to P e  corresponding control lines in Figures 5.12(a) 
and 5.12(b).
AlPough P e  control lines in Figure 5.12 appear to be chaotic at first glance, a 
specific m ePod is used to determine P e order. Assuming that P e  resistors are numbered 
firom P e  top o f P e  structure down, the base resistor chain configuration can be written as 
P e  ascending sequence 123*•-2^*2* for P e  R-R-R structure. The control lines are 
connected to P e  switching blocks according to P e  following criteria:
If  P e  MSB o f P e  digital code under consideration is 1, P e  base sequence Pould 
be fiq)ped from left to right; Pus, P e  new sequence is 2*2**‘ • • -321.
If  P e  MSB o f P e  d%ital code is 0 P e  sequence is not fi^ped.
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• AU o f  the bits except the MSB are converted to a decimal value, which 
the amount the new sequence should be rotated to the right
For exanq)le, if the control Hoe 1101 in Figure 5.12(a) is high  ̂ the resulting resistor ehain 
configuration is 54321876. This configuration correqwnds to the digital code 1101 
because fiÿping the sequence 12345678 fix)m left to right and then shifting it five times to 
the right equals 54321876. The R-2R-3R structure operates in a similar manner except 
that there is one less resistor.
5.9.2 The PSD o f a  Flash ADC Using P artial Randomization DEM
Utilizing the Partial Randomization DEM technxpie described above, new 
simulatfons were made with the same iiq)ut and mismatches as beft>re using the R-2R-3R 
structure. The resulting PSDs are depkned in Figure 5.18. Conqiaring Figure 5.18 with 
Figure 5.11 indkates that Partial Randomization DEM is just as effective at reducing 
harmonic distortkrn as ftiH randomization DEM. Furthermore, Partial Randomization 
DEM uses onfy a few different uniformly random permutations o f the mismatched 
resistors. In  additfon, the Partial Randomization DEM technique uses very few 
components. The SFDR o f the converter in this simulation was found to be 68.88 dB, 
which is actua%  2 dB better than what was obtained using full randomization DEM 
Numerous simulations performed by the author verify that the SFDR o f a flash ADC that 
uses the Partial Randomization DEM technique is greater than the SFDR o f a similar f a P  
ADC that uses fiiH randomization DEM about 50% o f the time. Thus, the two methods 
are close enough to be considered equivalent.
The SNR o f the partial randomization DEM converter was measured to be 4239 
dB, vdnch is only 1 dB lower than the typical converter's simulated SNR given in Section 
5.4.3. Again, numerous simulations verified that this is consistently the same. Therefore, 
a flash ADC that uses the Partial Randomizatfon DEM technique introduced in tins thesis
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can exhibit a high SFDR and maintain a  high SNR (and ENB) vdiHe using the fewest 
number o f external conqwnents and control signals.
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Figure 5.18. Simulated PSDs for an 8-bit nonrideal flash A/D conversion process that 
iitiTizf^ Partial Randomization DEM. (a) Input signal: full-scale 1000 Hz sinewave plus 
triangular dither sequence over {-q,q\. (b) Output signal illustrating vfoite conversion 
noise, (c) Error signal
5.93  Statistical Anafysis of Partial Randomization DEM
Using a similar ^jproach to what was discussed in Section 5.5.3, the partial 
randomization architecture introduced in Section 5.9.1 can be proven statistically to 
average the mismatched resistor values in a flash ADC resistor chain. Partial 
Randomization DEM can be modeled as a random process with the discrete uniform 
distribution in (5.5) where k  = 2*^' for the partial randomization DEM R-R-R flash 
architecture discussed in Section 5.9.1. The mean o f the random vector X  can be found 
using (5.6) as before.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
140
To illustrate (5.6) for partial randomization DEM, consider a 2-bit flash ADC with 
four mismatched resistors. The 8 possible resistor chain configurations using partial 
randomization DEM are
JCl X2  JC4 JCg Xy JTg
R ^ R 2  R \ 
R2  R^ R\ Ri ^  ^  ^
R 2  R 2  R \ R \ R ^ R 4 R ^
R4  R, R, R4  R  ̂ Rj R̂  R^
The mean o f Pese vectors is found using (5.6) as
1
+  X, -I----- 4,)
2Rj + 2^  + 2 R2 + 2R^ 
2 i? j  +  2 / ^  +  2R 3  -t- 2R  ̂
2Rj + 2 R2  + 2Æ3 +2R^ 
2Rj + 2i^  +  2R3 -h 2i?̂
X ' 'Ra.'
Ku Ra.
Ra.
R ^ .
This example shows that randomizing P e  resistors using P e  partial randomization DEM 
technique inPoduced in Section 5.9.1 produces P e  same averaging effect as randomizing 
Pe resistors using P e  full randomization DEM technique presented in Section 5.5.3.
5.10 A Comparison of DEM Techniques used by Flash ADCs
The Partial Randomization DEM technique introduced in Section 5.9 provides P e  
highest SFDR and SNR of all P e  analog DEM techniques presented. The partial 
randomization DEM technique is also able to reduce P e  harmoiüc distortion resulting 
fium resistor chain mismatches in a flash ADC below P e  noise floor. All of P e  networks
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discussed in this ch u ter are summarized by P e  parameters in Table 5.3. The test results 
o f each architecture are restated in Table 5.4 for convenience and comparison.
5.11 Conclusions
In this chapter, a novel partial randomization DEM architecture for flash ADCs 
was inPoduced and simulated. The results were shown to be comparable w iP  what can 
be obtained using foil randomization DEM. However, Partial Randomization DEM is 
hardware efficient and can be easily incorporated into a regular flash ADC architecture. 
Furthermore, Partial Randomization DEM provides a high SFDR and an optimal signal-to- 
noise ratio that approaches P e  SNR o f a flash ADC that does not utilize DEM. O Per 
architectures were also presented and simulated in this chapter for comparison and to 
verify (4.25). The simulations have shown that dynamic element matching can be applied 
to flash ADCs successfully and that DEM can remove harmonic distortion résu ltâ t from 
resistor chain mismatches. Furthermore, DEM can improve P e  SFDR o f an 8-bit flash 
ADC by up to 21 dB.
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Table 5.3. Characteristics of several DEM architectures for flash ADCs. All formulas are for a 6-bit flash ADC with a R-2R-3R 
resistor chain.
Network Soecial Hardware Switches Random Bits Control signals Permutations
Completely Connected none 2*(2*-l) 2*(2*-l) 2*(2*-l) (2*-1)1
BeneS memory^ 462^+' 62*+' 62*+' (2*-l)l
Barrel Shifting^ shift register 3(2*-l) 1 2*+‘-2 2*-l
Stochastic Barrel Shifting^ shift register, fast clock 3(2*-1) 1 2*+'-2 2*-l
Partial Randomization decoder 5(2*-l) 6+1 2*+'-2 2(2*-l)
' Binary switches are assumed to contain four complementary CMOS switches for comparison.
3  ̂ Because special codes are required to implement the BeneS network appropriately, a look-up table must be included.
3  ̂ Since barrel shifting need only occur in one direction, two of the switches and corresponding connections may be removed from each
switching block (see Figure 5.12).
Œ Table 5.4. SNRs and SFDRs for the 8-bit dithered flash ADCs simulated in Chapter 5.
Tvne of ADC DEM Techniaue SNR tdB) SFDR tdB)
Ideal None 49.865 72.388
Non-ideal None 43.525 47.321
Non-ideal Full Randomization 39.836 66.170
Non-ideal Barrel Shifting 42.413 52.281
Non-ideal Stochastic Barrel Shifting (10th order) 42.383 60.011
Non-ideal Partial Randomization 42.390 68.880
6
CHAPTER 6
CONCLUSION
Five important contributions have been made in this Pesis. First, mathematical 
anafysis and coccputer simulation have indicated that dynamic element matching 
techniques can be applied to flash ADCs to obtain benefits similar to Pose exhibited by 
DACs that use DEM. Second, a rigorous maPematical anafysis o f P e  effects o f 
mismatched resistor chains on flash ADC performance has been presented. Third, a new 
hardware efficient analog DEM switching topology, which can easily be incorporated into 
P e  flash ADC architecture, has been proposed. Fourth, a detailed analysis o f P e FRDEM 
network has been provided. The analysis proves that P e  FRDEM network is equivalent 
to P e  generalized-cube network. Finally, P e  Logic FRDEM network has been introduced 
as a compePive alternative to oPer stochastic DAC dynamic element matching 
techniques.
Simulation results have consistent^ shown that DEM can be used to increase P e  
spurious-free dynamic range o f a flash ADC and decrease its harmonic distortion. For 
example, P e  Partial Randomization DEM technique presented in this Pesis will enPely 
suppress harmonic distortion and can improve P e  SFDR o f an 8-bit flash ADC by as much 
as 21 dB when conqiared w iP  a flash ADC that does not utilize DEM. To acconqilish 
this, a new analog DEM architecture, which uses minimal hardware to efficiently 
randomize P e  resistors in a resistor chain, has been proposed. This architecture requires 
only 6+1 control signals and 5(2*-l) switches to successfWfy operate.
143
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A rigorous mathematical anafysis o f three different types o f resistor chain 
mismatch errors provided expressions for the integral nonlinearity (INL) and dfffèrential 
nonlinearity (DNL) o f a flash ADC. Using Pese e^qnressions, the transfer function o f a 
non-ideal flash ADC was derived. The transfer function inPcates that P e  output o f a non- 
ideal flash ADC will contain a scaled copy o f its input, a  DC gain, and conversion noise 
that is a function o f P e  resistor mismatches. The conversion error caused by geometric 
mismatched resistors was also derived. The results inPcate that a flash ADC’s output can 
exhibit an error o f 1 LSB whenever P e  input signal is near a code transition level 
Additional research is needed to determine P e  conversion error caused by linear graPent 
mismatches and dynamic mismatches. Furthermore, P e  mathematical relationship 
between P e INL and P e  DNL o f a  flash ADC and P e  harmonics that appear in a flash 
ADC's output frequency spectnun remains to be discovered. Kim has already 
demonstrated part o f this relationship in [52].
All o f P e  Pgital DEM architectures proposed in P e  literature, w iP  P e  exception 
o f barrel shifPig DEM, were shown to refy on multistage interconnection networks to 
dynamically match elements. The combinatorial product, P e  number o f control signals, 
and P e  number o f binary switches required by each network were provided for 
comparison. Furthermore, an analysis o f P e  FRDEM network inPcated that P e  network 
is eqmvalent to P e  generalized-cube network. A new network that can be implemented 
using logic arrays was proposed as a cheaper and fester alternative. In addition, oPer 
alternatives such as P e  perfect shuffle network and P e  shuffle-exchange network were 
proposed as new techniques that can be used to inclement DEM in a stochastic flash 
DAC. The potential for P e  success o f Pese systems remains to be capitalized. 
Meanwhile, P e  contributions made in this Pesis boP  support and advance P e  possibility 
Pereof.
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APPENDIX A
ADDITIONAL ANALYSIS OF THE FRDEM NETWORK
This appendix provides additional anafysis o f the FRDEM network presented in 
Section 4.4.1 and is a  continuation o f P e  discussion given in Section 4.7, which proposes 
P e  Logic FRDEM network. The Logic FRDEM network was originally developed as an 
alternative network to replace P e  FRDEM network, which unnessarily passes P e  most- 
significant-bits o f P e  DAC iiçut signal through many binary switching blocks. The Logic 
FRDEM network utilizes logic gates to eliminate  most o f P e  binary switching blocks. 
However, ahhough P e  Logic FRDEM network provides additional benefits, it requires 
more hardware.
The material presented in this appendix proves that the number o f  FETs required 
by a 6-bit Logic FRDEM network is 2^'(36-2). In addition, this appendix shows that P e  
Logic FRDEM network can be implemented wiPout any binary switching blocks using 
2*+'(36) FETs. Finally, an extremely hardware efficient network, referred to as P e  Pass 
Gate Binary Tree (PGBT) network, is presented.
A.I The Num ber o f FETs Required by the Logic FRDEM Network
Section 4.7 inPcates that a 6-bit Logic FRDEM network requires 6 switching
blocks, 6 control signals, and 3(2*) - 4 logic gates. The first two parameters can be found
by observation. The number o f logic gates can be found by induction. In  general, each
unit DAC in P e  Logic FRDEM network is connected to a 6-input OR gate (or NAND
gate). Thus, a Logic FRDEM network contains 2* 6-input OR gates. For exanqile, P e
145
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Logic FRDEM network illustrated in Figure 4.24 contains eight 3-iiq)ut OR gates. In 
addition, the outputs o f P e  switching block controlled 1^ c,[n] is connected to 2* 6-n^ut 
AND gates (or NAND gates). The next switching block, controlled by is connected 
to 2*"' (6-l)-input AND gates, and so oil Therefore, P e  number, g, o f logic gates in P e  
Logic FRDEM network is
g  = 2‘ +(2* +2*-' +2*“^+—+2^)
= 2 * + 2 ]2 '
= 2*4 2
(A.1)
1 -2
= 2‘ + 2 ^ '- 4  
= 3(2*)-4 .
where P e  foUowii% identity was used:
> a  = ----------------  a ^ l
èu , I - a
Assuming that each 6-input logic gate contains 26 FETs and that each binary 
switching block contains 4 FETs as discussed in Section 4.7, P e  FET count, F, o f a Logic 
FRDEM network is
F  = 26-2*+(26 2 * + 2 ( 6 - 1)2*~' + 2(6 -  2)2*"- +—+2 • 2 - 2  ̂) 
= 6 2 * " '+ 2 ^ /2 '
r=2
= 62*"'+46-2*-4 2*
= 2 ^ '(3 6 -2 ). (A.2)
A.2 The Logic FRDEM Network Without Binary Switching Blocks
The FRDEM network permutations listed in Table 4.1 for a 3-bit DAC suggest 
anoPer approach that can be used to design a Logic FRDEM network. From Table 4.1, 
P e  following logic equations can be formulated:
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X, [«] = + 6,Cj^ + 60C3C2Â
x,[n] = 62C3 + 6,C3̂  + h<hfhPx
X3M  =6303 + 61C3C2 
~
X5M = V 3 + 4 ^ ^  +*o^c,c,
Xgtn] = 63C3 + 6,^ ^  + 6o^CzC,
x^[n\ = 62C3 + 6,^c^ + 6o% Â
■*■̂0̂ ^^ ! (A 3)
Using Pese equations, a  network similar to P e  one depicted in Figure 4.24 can be 
constructed where each unit DAC is connected to P e  output o f a 3-mput OR gate whose 
mputs are connected to a 2 -ii^ P  AND gate, a  3-inpP AND gate, and a 4-m pP AND gate 
according to each equation. Thus, P e  FRDEM network can be replaced by a new 
network that uses only logic gates.
AlPough many benefits can be obtained by usmg a network that uses onfy logic, 
hardware efficiency is not one o f Pose benefits. The network proposed in this section 
requires a large number o f additional FETs to inq>lement. As w iP  P e  Logic FRDEM 
network, 62*"' FETs are required to inqilement P e  OR gates that are connected to P e  
unit DACs. By eliminating all redundant logic gates, P e  rest o f P e  network can be Pow n 
to require
6+1
2 -2^ + 3 -2" +4 -2 V —+(6 +1)2*"' = J ] /2 '
1=2
FETs. Therefore, P e  number, F, o f FETs required by P e  proposed network is
F  = 6 2 * " '+ J]/2 '
1=2
= 2‘̂ \3 b ). (a.4)
A3 The Pass Gate Binary Tree Network
Usii% a form of pass-transistor logic [7], anoPer derivative o f P e  FRDEM 
network can be constructed which utilizes only complementary CMOS pass gates.
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Because P e  proposed network contains pass gates that are configured in a binary tree 
topology, P e  network shall be referred to as the Pass Gate Binary Tree (PGBT) network. 
To illustrate, consider a series o f one-input, multiple-output pass gates that are configured 
in a binary tree topology which satisfies P e  logic equations in (A 3). The resulting 
network for a 3-bit DAC is illustrated in Figure A 1 where each pass gate consists o f one 
p-FET and one n-FET as illustrated in Figure 4.25.
AlPough not illustrated in Figure A l ,  P e  input to each unit DAC contains a pull­
down resistor which holds P e  corresponding input signal  ̂ x,-[/i], low if P e  pass gates 
connected to P e unit DAC are all open. Thus, for each sangle, at most one o f P e  pass 
gates connected to each unit DAC will be closed. Therefore, P e  network of pass gates 
allows only one o f P e  DAC input bits, 6„ to pass to each unit DAC every sanqjle.
Assuming that each pass gate in P e  PGBT network contains 2 FETs, P e  total 
FET count, F, in a 6-bit PGBT network is
F  = 2[(2^ -  2)+(2" -  2)+(2" -  2)+-+(2*"' -  2)]
= 2 2 2 ' - 2
=  2
L'=2 
22 _2*+2
-2 6
1 - 2
= 2*"̂  —46 — 8. ( A 5)
The PGBT network is extremefy hardware efficient when conq)ared w iP  P e  FRDEM 
network and P e  Logic FRDEM network (see Tahle A l) . As inPcated in Table A l, P e  
PGBT network requires onfy half as many FETs as P e  FRDEM network. Furthermore, 
P e  PGBT network does not route P e  input MSBs through every switch like P e  FRDEM 
network. In conçarison to P e  Logic FRDEM network, P e  PGBT network is extremely 
hardware efficient and P e  network does not exhibit high fen-in and fen-out.
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Une DAC
Une DAC
b -
UADAC
Une DAC
Une DAC
f,
Figure A. 1. The 3-bit Pass Gate Binary Tree network- Con^are with Figtires 4.12,4.22.
and 4.24.
Table A.1. Con^arison o f the number o f FETs required by different versions o f the 
FRDEM network.
No. of 
bits FRDEM
Logic
FRDEM
Full Logic 
FRDEM PGBT
3 88 112 144 44
4 208 320 384 104
5 456 832 960 228
6 960 2,048 2,304 480
8 4,016 11,264 12,288 2,008
10 16,288 57,344 61,440 8,144
12 65,424 278,528 294,912 32,712
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A.4 DEM Network Design Considerations
As inq>lied in the previous sections, many different techniques can be used to 
design hardware efScient DEM networks. However, the designer must be careful to 
consider other design parameters in addition to hardware efGciency. As indicated in Table
A.1, a tradeoff exists between hardware efGciency and the type o f hardware used to 
inclement the network. Logic gates typically require more FETs than pass gates. 
However, pass gates often must be coupled with inverters to drive the stages that fi)llow. 
Similarly, logic gates must be designed with fen-in and fen-out issues considered.* On the 
other hand, arrays o f logic, such as PLAs and ROMs are readily available.
Therefore, the criteria used to judge which networks are the most useful should be 
based primarily on the designers needs. This thesis does not intend to promote one type 
o f network over another type but to merely introduce new networks and provide analysis 
o f the older ones. VLSI design level details have been intentionally left out.
* Generally, the fen-in and fen-out o f logic gates should be less than four or five to avoid 
timing delays [7]. Furthermore, NAND gates are typicallly fester and require less 
hardware then other gate types.
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APPENDIX B
SIMULATION CODES
MATLAB* scripts and functions that were written to simulate the flash ADCs in 
Chapter 5 are provided in this Appendix. Most o f the functions called firom within these 
codes are provided in MATLAB version 4.0 and the corresponding version o f  the Signal 
Processing Toolbox. Public domain functions are available ftom MathWorks at 
http://matlTworks.com.
B .l Script File Used to  Generate PSD Plots
%PLOTPSDS P ro d u ces  P S D 's  f o r  in p u t ,  o u tp u t ,  and  e r r o r  o f  s e v e r a l  
% q u a n t iz e r s  w / & w/o  d i t h e r .  Uses a f i x e d  m is m a tc h  v e c to r  
% f o r  a l l  so t h a t  t h e y  c a n  b e  com pared e v e n ly  
% W r i t t e n  5 /3 1 /9 7
% R e v is e d  6 /1 7 /9 7  t o  a c c o u n t  f o r  vm ism atch e s  
% W r i t t e n  b y  B r e t  S tead m an
% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %
%% I n i t i a l i z e  v a r i a b l e s  %%
% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %
fo r m a t  c o n ta c t
c u t o f f  = - 1 0 0 ;  % S e t  c u t o f f  t o  -1 0 0  dB
ax  =  [ -1 0 0  4200  -1 0 0  0 ] ;  % S e t  a x e s
b i t s  = 8 ;  % F o r a n  8 - b i t  f l a s h  ADC
s ig n a l  =  . 9 9 3 * s in w a v e ( 1 0 0 0 ) ;  % 1 s e c o n d  o f  100 0  Hz s in e w a v e
% s a m p le d  a t  819 2  Hz 
d i t h e r  = ( u n i f o r m ( - . 0 0 3 5 , . 0 0 3 5 , l e n g t h ( s i g n a l ) ) + u n i f o r m ( -  
. 0 0 3 5 , . 0 0 3 5 , l e n g t h ( s i g n a l ) ) ) ' ;  % Add t r i a n g l e  d i t h e r  s ig n a l
p m is m atc h  = gauss ( 0 , .  1 , (2 '^ b its  ) ) ' ;  % P e rm a n e n t g e o m e tr ic  m is m a tc h e s
i n i  =  s ig n a l ;
*MATLAB is a registered trademark o f The MathWorks, Inc.
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in 2  =  s ig n a l  +  d i t h e r ;
v a r l s  =  c o v ( i n l ) ;  % F in d  v a r ia n c e  o f  i d e a l  s ig n a l
v a r 2 s  =  c o v ( i n 2 ) ;  % F in d  v a r ia n c e  o f  d i t h e r e d  s ig n a l
% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %
%% I d e a l  c a s e  w i t h o u t  a n y  d i t h e r i n g  o r  m is m a tc h  %%
% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %
[ o u t l  e r r o r  1 ] =  th e r m { ’ n o n e i n l , b i t s , - 1 , 1 )  ;
% F in d  o u tp u ts  a n d  e r r o r s  
v a r l n  =  c o v ( e r r o r l ) ;  % F in d  o u tp u t  v a r ia n c e
SN R l =  1 0 * l o g l 0 ( v a r l s / v a r l n )  % D is p la y  SNR
EN B l =  (S N R l-1 . 7 6 ) / 6 .0 2  % D is p la y  ENB
s u b p lo t (3 1 1 ) % P l o t  PSDs
l p e r i g r m ( i n l , c u t o f f ) ; 
a x i s ( a x ) ;
t i t l e ( ' I n p u t  Pow er S p e c t r a l  D e n s i t y ' ) ;
x l a b e l ( ' '  ) ;
s u b p lo t (3 1 2 )
l p e r i g r m ( o u t l , c u t o f f ) ;
a x i s ( a x ) ;
t i t l e ( ' N o rm a l O u tp u t  P o w er S p e c t r a l  D e n s i t y ' ) ;  
x l a b e l ( ' '  ) 
s u b p lo t (3 1 3 )
l p e r i g r m ( e r r o r l , c u t o f f ) ;  
a x i s ( a x ) ;
t i t l e ( ' E r r o r  Pow er S p e c t r a l  D e n s i t y ' ) ;
% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %
%% I d e a l  c a s e  w i t h o u t  m is m a tc h  b u t  in c lu d in g  d i t h e r i n g  %%
%% t o  even  o u t  q u a n t i z a t i o n  e r r o r s  %%
% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %
[o u t2  e r r o r 2 ]  =  th e rm (  ' n o n e ' ,  i n 2 , b i t s , - 1 , 1 )  ; 
v a r 2 n  =  c o v ( e r r o r 2 ) ;
SNR2 = 1 0 * lo g l0 ( v a r 2 s /v a r 2 n )
ENB2 = ( S N R 2 - 1 .7 6 ) /6 .0 2
f i g u r e (2) 
s u b p lo t (3 1 1 )  
l p e r i g r m ( i n 2 , c u t o f f ) ;  
a x i s ( a x ) ;
t i t l e  ( ' I n p u t  Pow er S p e c t r a l  D e n s i t y ' ) ;
x l a b e l ( ' ' ) ;
s u b p lo t (3 1 2 )
lp e r ig r m ( o u t 2 ,  c u t o f f ) ;
a x i s ( a x ) ;
t i t l e ( ' D i t h e r e d  O u tp u t  P o w er S p e c t r a l  D e n s i t y ' ) ;  
x l a b e l ( ' ' )  
s u b p lo t (3 1 3 )
l p e r ig r m ( e r r o r 2 ,  c u t o f f ) ;  
a x i s ( a x ) ;
t i t l e ( ' E r r o r  Pow er S p e c t r a l  D e n s i t y ' ) ;
% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %
%% N o n - id e a l  c a s e  w i t h  m is m a tc h  a n d  in c lu d in g  d i t h e r i n g  %% 
% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %
[o u t3  e r r o r s ] =  t h e r m ( 'm is m a t c h ' , i n 2 , b i t s , - 1 , 1 , p m is m a tc h ) ;
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v a r 3 n  =  c o v ( e r r o r 3 ) ;
SNR3 =  1 0 * lo g l0 ( v a r 2 s /v a r 3 n )
ENB3 =  ( S N R 3 - 1 .7 6 ) /6 .0 2
f i g u r e (3 )  
s u b p lo t (3 1 1 )  
l p e r i g r m ( i n 2 , c u t o f f ) ;  
a x i s ( a x ) ;
t i t l e ( ' In p u t  Pow er S p e c t r a l  D e n s i t y ' ) ;
x l a b e l ( ' ' ) ;
s u b p l o t (3 1 2 )
l p e r i g r m ( o u t 3 , c u t o f f ) ;
a x is ( a x )  ;
t i t l e ( ' R e a l i s t i c  O u tp u t  P ow er S p e c t r a l  D e n s i t y ' ) ;  
x l a b e l  ( ' ' )  
s u b p lo t (3 1 3 )
l p e r i g r m ( e r r o r 3 ,  c u t o f f ) ;  
a x is ( a x )  ;
t i t l e ( ' E r r o r  Power S p e c t r a l  D e n s i t y ' ) ;
% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %
%% N o n - id e a l  c a s e  w i t h  m is m a tc h  and  in c lu d in g  d i t h e r i n g  %%
%% U ses f u l l  r a n d o m iz a t io n  DEM %%
% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %
[o u t4  e r r o r 4 ]  = th e r m  ( ' f u l l ' ,  i n 2 , b i t s , - 1 , 1 ,  p m is m a tc h ) ; 
v a r 4 n  =  c o v ( e r r o r 4 ) ;
SNR4 =  1 0 * l o g l 0 ( v a r 2 s /v a r 4 n )
ENB4 =  ( S N R 4 - 1 .7 6 ) /6 .0 2
f i g u r e (4 )  
s u b p l o t (3 1 1 )
I p e r ig r m  ( i n 2 , c u t o f f ) ;  
a x i s ( a x ) ;
t i t l e ( ' In p u t  Pow er S p e c t r a l  D e n s i t y ' ) ;  
x l a b e l  ( ' ' ) ;  
s u b p lo t (3 1 2 )
I p e r i g r m ( o u t 4 , c u t o f f ) ;  
a x i s ( a x ) ;
t i t l e { ' F u l l y  R an d o m ized  O u tp u t  Power S p e c t r a l  D e n s i t y ' ) ;  
x l a b e l ( "  ) 
s u b p l o t (3 1 3 )
Ip e r i g r m ( e r r o r 4 ,  c u t o f f ) ;  
a x i s ( a x ) ;
t i t l e ( ' E r r o r  Power S p e c t r a l  D e n s i t y ' ) ;
% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %
%% N o n - id e a l  case  w i t h  m is m a tc h  and  in c lu d in g  d i t h e r i n g  %%
%% Uses p a r t i a l  r a n d o m iz a t io n  DEM %%
% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %
[o u ts  e r r o r s ]  =  t h e r m ( 'p a r t ' , i n 2 , b i t s , - 1 , 1 , p m is m a tc h ) ; 
v a rS n  =  c o v ( e r r o r S ) ;
SNR5 =  1 0 * lo g l0  ( v a r 2 s /v a r 5 n )
ENB5 =  ( S N R 5 - 1 .7 6 ) /6 .0 2
f i g u r e (5 )  
s u b p lo t (3 1 1 )
Ip e r ig r m  ( i n 2 , c u t o f f ) ;  
a x i s ( a x ) ;
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t i t l e ( ' I n p u t  Pow er S p e c t r a l  D e n s i t y ' ) ;  
x l a b e l ( ' ' ) ;  
s u b p lo t (3 1 2 )
I p e r ig r m ( o u t S , c u t o f f ) ;  
a x i s ( a x ) ;
t i t l e ( ' P a r t l y  R an d o m ize d  O u tp u t P o w er S p e c t r a l  D e n s i t y ' ) ;  
x l a b e l ( ' ' )  
s u b p lo t (3 1 3 )
Ip e r ig r m  ( e r r o r 5 , c u t o f f ) ;  
a x i s ( a x ) ;
t i t l e ( ' E r r o r  Pow er S p e c t r a l  D e n s i t y ' ) ;
% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %
%% N o n - id e a l  c a s e  w i t h  m is m a tc h  a n d  in c lu d in g  d i t h e r in g  %%
%% Oses b a r r e l  s h i f t i n g  %%
% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %
[o u t6  e r r o r 6 ]  =  t h e r m C b a r r e l ' , i n 2 , b i t s , - 1 , 1 , pm ism atch) ; 
v a r6 n  =  c o v ( e r r o r 6 ) ;
SNR6 =  1 0 * lo g l0 ( v a r 2 s /v a r 6 n )
ENB6 =  ( S N R 6 - 1 - 7 6 ) /6 .0 2
f i g u r e (6 )  
s u b p lo t (31 1 )
I p e r ig r m ( in 2 ,  c u t o f f ) ; 
a x i s ( a x ) ;
t i t l e ( ' I n p u t  Pow er S p e c t r a l  D e n s i t y '  ) ;
x l a b e l ( ' ' ) ;
s u b p lo t (3 1 2 )
lp e r ig r m ( o u t 6 ,  c u t o f f ) ;
a x i s ( a x ) ;
t i t l e ( 'B a r r e l  S h i f t e d  O u tp u t  Pow er S p e c t r a l  D e n s i t y ' ) ;  
x l a b e l ( ' ' )  
s u b p lo t (3 1 3 )
lp e r ig r m ( e r r o r 6 ,  c u t o f f ) ;  
a x i s ( a x ) ;
t i t l e ( ' E r r o r  Pow er S p e c t r a l  D e n s i t y ' ) ;
% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %
%% N o n - id e a l  c a s e  w i t h  m is m a tc h  a n d  in c lu d in g  d i t h e r in g  %%
%% Oses com plex  b a r r e l  s h i f t i n g  %%
% % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % % %
[ o u t 7 e r r o r 7 ]  =  th e rm (  ' s t o c b a r r e l ' , i n 2 , b i t s , - 1 , 1 , pm ism atch) ; 
v a r7 n  =  c o v ( e r r o r 7 ) ;
SNR7 =  1 0 * lo g l0  ( v a r 2 s /v a r 7 n )
ENB7 =  ( S N R 7 - 1 .7 6 ) /6 .0 2
f i g u r e (7 ) 
s u b p lo t (31 1 )  
l p e r i g r m ( i n 2 , c u t o f f ) ;  
a x i s ( a x ) ;
t i t l e ( ' In p u t  Pow er S p e c t r a l  D e n s i t y '  ) ;
x l a b e l ( ' ' ) ;
s u b p lo t (31 2 )
l p e r i g r m ( o u t 7 , c u t o f f ) ;
a x i s ( a x ) ;
t i t l e ( ' Com plex B a r r e l  S h i f t e d  O u tp u t  P S D ') ;  
x l a b e l ( ' '  ) 
s u b p lo t (313 )
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l p e r i g r m { e r r o r 7 ,  c u t o f f ) ;  
a x i s ( a x ) ;
t i t l e ( ' E r r o r  Power S p e c t r a l  D e n s i t y  ' )
B.2 Function Used to Simulate D ifferent Flash ADC A rchitectures
f u n c t io n  [ X d ,e r r ]  =  th e r m ( t y p e , X a , b , V n s , V p s , p m is m a tc h ) 
% THERM [Xd, e r r ]  = t h e r m ( t y p e , X a ,b ,  V n s , V ps , p m is m atc h )
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
%
P e rfo rm s  a " f l a s h "  th e rm o m e te r  e n c o d in g  o f  t h e  a n a lo g  s ig n a l  Xa t o  
b b i t s ,  w i t h  o p t i o n a l  s o u rc e  v o l ta g e s  ( p o s i t i v e :  V p s , n e g a t iv e  : 
V n s) . I f  s o u rc e  v o l ta g e s  a r e  n o t  s p e c i f i e d  i t  assum es a ra n g e  o f  
0 t o  1 . Xd i s  t h e  " d i g i t a l "  o u tp u t  r e p r e s e n t e d  b y  th e  sum o f  t h e  
num ber o f  b i t s  i n  th e  th e rm o m e te r  s c a le .  T h e  e r r o r  b e tw e e n  Xa a n d  
Xd i s  r e tu r n e d  i n  e r r .  p m is m a tc h  i s  u s e d  t o  d e f i n e  a  p e rm a n e n t  
m is m a tc h  v e c t o r .
T h is  v e r s io n  a p p l ie s  a  r i g h t  s h i f t  b y  L S B /2  s o  t h a t  th e  
c h a r a c t e r i s t i c  i s  s i m i l a r  t o  t h a t  g iv e n  b y  u s in g  q u a n t iz a t io n  w i t h  
r o u n d in g .
ty p e  = 'm is m a tc h ' : s im u la te s  r e s i s t o r  m is m a tc h e s  b y  a l t e r i n g  th e
r e fe r e n c e  v o l ta g e s  s l i g h t l y .  NO p e r m u ta t io n s  a r e  p e r fo rm e d  
h o w e v e r. P r e v io u s ly  c a l l e d  t h e r m j .m
ty p e  = ' f u l l ' :  p r o v id e s  f u l l  r a n d o m iz a t io n  o f  r e s i s t o r s  in  b e tw e e n  
e a c h  in p u t  s a i tp le .  U ses m is m a tc h e s . P r e v io u s ly  th e r m f .m
ty p e  = ' p a r t ' :  p r o v id e s  p a r t i a l  r a n d o m iz a t io n  (m eth o d  i n  C h a p t . 5 )  
o f  r e s is t o r s  i n  b e tw e e n  e a c h  in p u t  s a n ç le .  U ses m is m a tc h e s . 
P r e v io u s ly  th e rm p .m
t y p e  = ' b a r r e l ' :  p r o v id e s  c y c l i c a l  p e r m u ta t io n s  o f  r e s i s t o r s  in  
b e tw e e n  e ac h  in p u t  s a n g le .  U ses  m is m a tc h e s . P r e v io u s ly  th e rm c .m
ty p e  = ' s t o c b a r r e l ' : p r o v id e s  s t o c h a s t ic  c y c l i c a l  p e r m u ta t io n s  o f  
r e s is t o r s  i n  b e tw e e n  e a c h  in p u t  s a m p le . Uses m is m a tc h e s .  
P r e v io u s ly  th e rm c r .m
ty p e  =  ' n o n e ' :  i d e a l  c a s e  w h e re  no m is m a tc h es  e x i s t  a t  a l l . 
P r e v io u s ly  th e r m r .m
% W r i t t e n  3 /5 /9 7
% R e v is e d  5 /3 1 /9 7
% R e v is e d  6 /2 /9 7  t o  rem ove to p  r e f .  v o l t a g e .
% R e v is e d  6 /1 7 /9 7  t o  a c c o u n t  f o r  a c t u a l  vm ism atch es
% R e v is e d  6 /1 8 /9 7  f o r  s p e ed
% R e fo r m a tte d  1 1 /1 2 /9 7  
% W r i t t e n  b y  B r e t  S teadm an
N =  2 " b ;  
i f  n a r g in  =  3 
Vns =  0;
V d i f f  = 1 ;
e l s e
V d i f f  = Vps -  Vns;
en d
% num ber o f  com ponents  
% s e t  ra n g e  f ro m  0 t o  1
q =  V d i f f / N ; % LSB w e ig h t
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p R e f  =  q  *  [ 0 : N - 2 ]  ' +  Vns +  q / 2 ;  % p e rm a n e n t r e f  v o l ta g e s
% v i a  r e s i s t o r  c h a in
i f  n a r g in  ~= 6
p m is m atc h  = g a u s s ( 0 , . 0 1 , l e n g t h ( p R e f ) + 1 ) ' ;  % p e rm a n e n t m is m a tc h e s
end
m is m a tc h  =  p m is m a tc h  ( 2 : N) ; % Memory f o r  b a r r e l  s h i f t e r s
f o r  i  = 1 : le n g t h ( X a )
i f ( s t r c m p ( t y p e , 'm i s m a t c h ' ) )  % g e n e r a te  v o l t a g e  m is m a tc h
R e f  =  p R e f  +  v o l t m i s s ( p m i s m a t c h , N , V d i f f ) ;
e l s e i f ( s t r c m p ( t y p e , ' f u l l ' ) )  % f u l l y  ra n d o m iz e  m is m a tc h
R e f  =  p R e f  +  v o l t m is s  ( fu l lp e r m (p m is m a tc h )  , N , V d i f f )  ;
e l s e i f ( s t r o n g ( t y p e , ' p a r t ' ) )  % p a r t l y  ra n d o m iz e  m is m a tc h
R e f  =  p R e f  + v o l t m is s  (p a r tp e r m (p m is m a tc h ' ,b )  ' ,N ,  V d i f f )  ;
e l s e i f ( s t r c m p ( t y p e , ' b a r r e l ' ) )  % r o t a t e  m is m a tc h es
m is m a tc h  =  r o t r ( m is m a t c h ' , 1 ) ' ;
R e f  =  p R e f  + v o l t m i s s ( [p m is m a tc h ( 1 ) ;  m is m a t c h ] ,N ,V d i f f ) ;
e l s e i f ( s t r c m p ( t y p e , ' s t o c b a r r e l ' ) )  % ra n d o m ly  r o t a t e  m is m a tc h es
v e c t  =  r a n d p e r m ( lO ) ; 
m is m a tc h  =  r o t r ( m is m a t c h ' , v e c t ( 1 ) ) ' ;
R e f  =  p R e f + v o l t m is s  ( [p m is m a tc h  (1 )  ; m is m a tc h ] ,N ,  V d i f f )  ; 
e ls e
R e f  =  p R e f;  % f o r  ty p e  =  'n o n e ' ,  e t c .
end
X d th e rm  = R e f  < X a ( i ) ;  % g e n e r a te  th e rm o m e te r  code
X d ( i )  =  sum (X d th e rm ) ; % f i n d  y [n ]
end
Xd = q  *  X d ' + V n s ; % u se  p e r f e c t  DAC t o  c o itç a re
e r r  =  Xa -  X d ; % c o n fu te  e r r o r  b e tw e e n  i n / o u t
i f  n a r g o u t  = 0  % p l o t  i f  d e s ir e d
s u b p lo t (3 1 1 )  
p l o t ( X a ) ;
t i t l e ( ' P l o t  o f  a n a lo g  i n p u t ' ) ;  
s u b p lo t (3 1 2 )  
p l o t  (Xd) ;
t i t l e ( ' P l o t  o f  " d i g i t a l "  o u t p u t ' ) ;  
s u b p lo t (3 1 3 )  
p l o t ( e r r ) ;
t i t l e ( ' P l o t  o f  e r r o r ' ) ;
end
Functions Used to Generate Different Types o f Random Permutations
f u n c t io n  [y ]  =  f u l lp e r m ( x )
%FULLPERM [y ]  =  f u l l p e r m ( x )
% R andom ly p e rm u te s  ( u n i f o r m ly )  th e  in p u t  v e c t o r  x  u s in g  a l l  p o s s ib le  
% p e r m u ta t io n s .  U sed  t o  s im u la t e  f u l l  ra n d o m iz a t io n
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% th e rm o m e te r  ADC.
% W r i t t e n  3 / 2 2 / 9 7
% U p d a te d  7 / 8 / 9 7  t o  h o ld  f i r s t  m is m a tc h  i n  p la c e .
% W r i t t e n  b y  B r e t  S teadm an
r a n d v e c t  =  ra n d p e rm  ( le n g t h  ( x ) - 1 )  +  1 ;  
y  =  [ x ( 1 ) ;  X ( r a n d v e c t ) ] ;
f u n c t io n  [y ]  =  p a r tp e r m (x ,b )
% PARTPERM [ y ]  =  p a r tp e r m  (x ,b )
% R an d o m ly  p e rm u te s  th e  in p u t  v e c t o r  x  u s in g  2 * ( x - l )  p o s s ib le
% p e r m u t a t io n s .  Used t o  s im u la t e  p a r t i a l  r a n d o m iz a t io n
% th e rm o m e te r  ADC. b i s  t h e  o r d e r  o f  ADC.
% W r i t t e n  4 / 2 / 9 7
% R e v is e d  6 / 3 / 9 7  t o  a c c o u n t f o r  re m o v a l o f  to p  v o l t a g e .
% R e v is e d  6 / 1 8 / 9 7  f o r  s p eed
% R e v is e d  7 / 8 / 9 7  t o  h o ld  f i r s t  m is m a tc h  i n  p la c e  
% W r i t t e n  b y  B r e t  S teadm an
d e c o r d e r  =  b +  1 ;  % o r d e r  o f  d e c o d e r  o u t p u t = l+ o r d e r  ADC
r a n d b in  =  b i n a r y ( d e c o r d e r ) ; % g e n e r a te  random  b in a r y  v e c t o r
s h i f t a m t  =  b in 2 d e c  ( r a n d b in ( 2 : d e c o rd e r )  ) ; % s h i f t  am ount=sum  o f  L S B 's
x le s s o n e  =  x  ( 2 :  le n g t h  (x ) ) ;
i f  r a n d b in  (1 )  = 1  % r e v e r s e  o rd e r  o f  x
x le s s o n e  = f l i p l r  (x le s s o n e )  ; % i f  MSB =  I
end
y =  [x  (1 ) r o t r  ( x le s s o n e ,  s h i f t a m t )  ] ; % s h i f t  x  b y  sum o f  L S B 's
B.4 Supporting Functions
f u n c t io n  [y ]  =  v o l t m i s s ( x , s i z e , r a n g e )
%VOLTMISS [ y ]  =  v o l t m i s s ( x ,s i z e , r a n g e )
% C o n v e r ts  th e  r e s i s t o r  m is m a tc h  e r r o r s  (s td  d e v s )
% t o  v o l t a g e  m is m a tc h e s , s i z e  i s  th e  t o t a l  num ber o f
% r e s i s t o r s ,  ra n g e  i s  th e  ra n g e  o f  r e f .  v o l ta g e s .  N o te  th e
% l e n g t h  o f  y  i s  e q u a l t o  one  m in u s  th e  le n g th  o f  x .
% W r i t t e n  6 / 1 7 / 9 7  
% R e v is e d  6 / 1 8 / 9 7  f o r  sp e ed
% W r i t t e n  b y  B r e t  S teadm an
R =  2 0 ;  % R e s is t o r  v a lu e s  i n  ohms f o r  a l l  o f  c h a in
% V a lu e  d o e s n 't  r e a l l y  m a t t e r
t o t d e v  = s u m (x ) ; % Sum o f  a l l  m is m a tc h es
p ro d  = r a n g e / ( 2 * s i z e *  ( 2 * s iz e * R + to t d e v )  ) ; % C a lc u la te  f r o n t  c o n s ta n t
sum dev = x '  *  t r i u  (on es  ( s i z e ,  s i z e - 1 )  ) ; 
y  =  (p r o d *  ( t o t d e v *  ( 1 - 2 *  [ l : s i z e - l ] ) + 2 * s i z e * s u m d e v ) ) ' ;
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f u n c t io n  y  =  r o t r ( x , N )
%ROTR y  =  r o t r ( x , N )
% T a k e s  t h e  ro w  v e c t o r  x and  r o t a t e s  i t  t o  t h e  r i g h t  N t im e s .
% R e v is e d  6 / 1 7 / 9 7  f o r  sp eed  
% W r i t t e n  b y  B r e t  S teadm an
le n  = l e n g t h ( x ) ;  
n  = m o d ( N , le n ) ;
y  =  [ x ( l e n - n + 1 : l e n )  x ( l : l e n - n ) ] ;
f u n c t io n  [y ]  =  b in Z d e c (x )
%BIN2DEC C o n v e r ts  th e  d e c r e a s in g  b in a r y  v e c t o r  x  in t o  th e
% d e c im a l # y .  E x . [ 1 0  1 0 ] =  (2 " 3 )  +  (2 " 1 ) =  10
% W r i t t e n  3 / 2 1 / 9 7  
% W r i t t e n  b y  B r e t  S teadm an
X  = 2 * x ;
pow ers  =  [ l e n g t h ( x ) - 1 : - 1 : 0 ] ; 
y  = sum ( X . ''p o w e rs ) ; 
i f  X  ( le n g t h  (x )  ) =  0
y  =  y  — 1 ; % B ecause 0 ''0  =  1
end
B.5 Public Domain Functions W ritten by O ther Anthors
f u n c t io n  [ o u t ,  s e e d ] =  b in a r y ( n s iz e ,s e e d )
% BINARY ..............  G e n e ra te s  a  s eq u en ce  o f  ran do m  b in a r y  d i g i t s .
%
% B IN A R Y (N ) G e n e ra te s  N random  b i n a r y  d i g i t s ,  such  t h a t  th e  o u tp u t  
% s e q u e n c e  i s  e i t h e r  " 0 "  o r  " 1 "  w i t h  e q u a l p r o b a b i l i t y .
% B IN A R Y (N ,S E E D ) i s  th e  same b u t  s t a r t s  g e n e r a t in g  random  v a r i â t e s
% u s in g  t h e  v a lu e  o f  SEED.
% [Y , SEED] =  BINARY ( . . . )  w i l l  r e t u r n  t h e  c u r r e n t  v a lu e  o f  SEED f o r
% s u b s e q u e n t c a l l s  t o  th e  same f u n c t i o n .
% AUTHORS : M . Z e y t in o g lu  & N . W. Ma
% D e p a rtm e n t o f  E l e c t r i c a l  & C o n p u te r  E n g in e e r in g
% R y e rs o n  P o ly te c h n ic  U n i v e r s i t y
% T o r o n to ,  O n t a r io ,  CANADA
%
% DATE : A u g u s t 1 9 9 1 .
% VERSION : 1 .0
%====== .^ ,= ̂ =:.= . ==========,::, := , ======= = ^= = = = = === ==:= = = = = =
% M o d i f ic a t io n s  h i s t o r y :
% o T e s te d  (an d  m o d if ie d )  u n d e r  MATLAB 4 . 0 / 4 . 1  0 8 .1 6 .1 9 9 3  MZ
%= = = = = = ============-=
%-------------------------------------------
% Check in p u t  p a ra m e te rs  
%-------------------------------------------
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i f  ( n a r g in  —  2 )
r a n d (* s e e d ' , s e e d )
e n d
% ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
% G e n e ra te  N S IZ E  u n if o r m  ran do m  v a r i â t e s  and  t r a n s f o r m  i n t o  b in a r y
%--------------------------------------------------------------------------------------------------------------
r  =  r a n d ( l , n s i z e ) ;
o u t  =  o n e s ( s i z e ( r ) ) ;
in d e x  =  ( r < 0 . 5 ) ;
o u t ( in d e x )  =  z e r o s ( l e n g t h ( r ( i n d e x )  ) ,  1 ) ;
% -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
% O u tp u t  r o u t in e s
% -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
i f  (n a r g o u t  —  2 )
s e e d  =  r a n d ( ' s e e d ' ) ;
en d
f u n c t i o n  [ o u t ,  s e e d ] = g a u s s ( m e a n ,v a r ,n s iz e ,s e e d )
% GAOSS ...................  G e n e r a te s  random  v a r i â t e s  fro m  a  G a u s s ia n  d i s t r i b u t i o n .
%
% GADSS(MEAN,VAR, N) G e n e ra te s  N ran do m  v a r i â t e s  fro m  t h e  G a u s s ia n
% (n o rm a l)  d i s t r i b u t i o n  s u c h  t h a t  X ~ N o r (MEAN, VAR) and
% w i t h  t h e  c o r r e s p o n d in g  p r o b a b i l i t y  d e n s i t y  f u n c t i o n :
%
% f  ( X )  =  l / ( s q r t ( 2 * p i * V A R )  ) *  e x p ( - ( x - M E A N ) " 2 / ( 2 * V A R ) ) .
% X
%
% GAUSS (MEAN, VAR, N , SEED) i s  t h e  same b u t  s t a r t s  g e n e r a t in g  random
% v a r i â t e s  u s in g  t h e  v a lu e  o f  SEED.
% [Y , SEED] =  GADSS( . . . )  w i l l  r e t u r n  th e  c u r r e n t  v a lu e  o f  SEED f o r
% s u b s e q u e n t c a l l s  t o  t h e  same f u n c t io n .
% AUTHORS : M . Z e y t in o g lu  & N . W. Ma
% D e p a r tm e n t o f  E l e c t r i c a l  & C om puter E n g in e e r in g
% R y e rs o n  P o ly t e c h n ic  U n i v e r s i t y
% T o r o n to ,  O n t a r i o ,  CANADA
%
% DATE : A u g u s t 1 3 9 1 .
% VERSION : 1 .0
% = = = = = = = = = = = = = = = = = = = = = :=  ,: = = = = = = := = : = _ ^ ^ ^ = ^ : z ^ = = = = = = = =
% M o d i f i c a t io n s  h i s t o r y :
% ----------------------------------------------------------------------
% o A dded " c h e c k in g "  1 1 .3 0 .1 9 9 2  MZ
% o T e s te d  (a n d  m o d if ie d )  u n d e r  MATLAB 4 . 0 / 4 . 1  0 8 .1 6 .1 9 9 3  MZ
%== = = = = = = = =====:== = = . ^===,====.= .̂̂ :=_^^  =z == === = ==== = =
g l o b a l  START_OK; 
g l o b a l  BELL; 
g lo b a l  WARNING;
c h e c k ;
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% ------------------------------------------------------------------------------------------------
% C h e c k  in p u t  p a r a m e te r s  
% -------------------------------------------------------------------------------------------------
i f  ( ( n a r g i n  ~ =  3 ) & ( n a r g in  - =  4 ) )
e r r o r ( e v a l { ' e v a l ( B E L L ) , eva l(W A R N IN G ) , h e lp  g a u s s ' ) ) ;  
r e t u r n ;  
e l s e i f  ( n a r g in  =  4) 
r a n d n ( ' s e e d ' , s e e d ) ;
e n d
i f  ( v a r  <  0 ) ,  e r r o r  ( 'V a r ia n c e  m ust be n o n - n e g a t i v e ' ) ,  end
% ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
% G e n e r a te  N ( 0 ,1 )  ran do m  v a r iâ t e s  a n d  t r a n s f o r m  t o  N (M EAN,VAR)
% v a r i â t e s  u s in g  OUT =  ( s q r t  (VAR) *X ) +  MEAN)
% ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
o u t  =  s q r t ( v a r ) * r a n d n ( l , n s i z e )  +  mean; 
i f  ( n a r g o u t  = 2 ) ,  s e e d  =  r a n d n ( ' s e e d ' ) ;  e n d
f u n c t i o n  I p e r i g r m ( % , f s , a r g 3 , a r g 4 )
%LPERIGRM Log p e r io d o g r a m  p l o t .
% LPERIG R M (X) co m p u tes  a n d  d is p la y s  th e  lo g  p e r io d o g ra m
% o f  X .
%
% LPERIGE(M (x, f s )  d is p la y s  th e  f r e q  s c a le  g iv e n  b y  th e
% s a m p lin g  r a t e .  D e f a u l t  s a m p lin g  r a t e  i s  8 ,1 9 2  H z .
%
% LPERIGEtM (X , m in d b ) c u ts  p l o t  o f f  b e lo w  m in d b . m indb
% m u s t b e  n e g a t iv e  f o r  t h i s  u s e . D e f a u l t  f o r  m indb  i n
% a b o v e  u s e  i s  - 6 0  d B .
%
% L P E R IG R M (x ,fs ,m in d b )  c u ts  p lo t  o f f  b e lo w  m in d b  and  s e ts
% t h e  s a m p lin g  f r e q u e n c y  t o  FS.
%
% LPERIG R M (X , f s , ' p h a s e ' )  a n d  L P E R IG R M (x , fs ,m in d b , 'p h a s e ' )
% d i s p l a y s  p h a s e  in f o r m a t io n .
%
% 1 I 12
% X =    I x ( t )  I
% N i l
%
% S e e  a ls o  PLO TTIM E, WPERIGRM
% LT D e n n is  W. B row n 8 - 9 - 9 3 ,  DWB 1 - 2 3 - 9 4
% N a v a l  P o s tg r a d u a te  S c h o o l,  M o n te r e y , CA
% M ay  b e  f r e e l y  d i s t r i b u t e d .
% N o t  f o r  u se  i n  c o m m e rc ia l p r o d u c ts .
% d e f a u l t  v a lu e s
y = [ ] ; m in d b  =  - 6 0 ;  p h a s e = 0 ;
% m u s t h a v e  tw o  a rg u m e n ts  
i f  n a r g in  <  1 ,
e r r o r ( ' Ip e r ig r m :  I n c o r r e c t  num ber o f  a r g u m e n ts . . . ' ) ;
e n d ;
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% f i g u r e  o u t  i f  we h a v e  a  v e c t o r  
i f  m i n ( s i z e ( x ) )  ~ =  1 ,
e r r o r  { ' Ip e r ig r m :  In p u t  a r g  "x"  m u st b e  a  Ix N  o r  N x l v e c t o r . ' ) ;
e n d ;
% w ork  w i t h  N x l  v e c to r s
X  =  X  ( :  ) ;
% d e f a u l t  t h e  s a m p lin g  r a t e  i s  8192  
i f  n a r g in  <  2 ,  
fs  = 8 1 9 2 ;
en d ;
% ch e ck  f o r  f s  < 0 ,  i f  so f s  i s  m indb  
i f  f s  <  0 ,
m indb =  f s ;  
fs  =  8 1 9 2 ;
e n d ;
% ch e ck  a r g 3  
i f  n a r g in  > =  3
i f  ~ i s s t r ( a r g 3 ) , 
m in d b  =  a r g 3 ;  
e l s e i f  s trc n ç )  ( a r g 3 , 'p h a s e ' ) ,  
p h a s e  = 1 ;
e ls e
e r r o r ( ' Ip e r ig r m :  A rg u m en t 3 i s  i n v a l i d . . . ' ) ;
end ;
e n d ;
% ch e ck  a r g 4  
i f  n a r g in  =  4 ,
i f  s t r c m p ( a r g 4 , 'p h a s e ' ) ,  
p h a s e  = 1 ;
e ls e
e r r o r ( ' Ip e r ig r m :  A rg u m en t 4 i s  i n v a l i d . . . ' ) ;
end;
en d ;
% e n s u re  i s  a  v e c t o r  
X =  x { : ) ;
% num ber o f  s a m p le s  
Ns =  l e n g t h ( x ) ;
% make s u r e  t h a t  N f f t  i s  a p o w e r o f  tw o  
N f f t  = 2 '^ c e i l  ( lo g  ( N s ) / l o g  (2 )  ) ;
% ta k e  FFT a n d  n o r m a l iz e  
x f  =  f f t ( x , N f f t ) ;
Xm = a b s ( x f ) /  N f f t ;
Xp = a n g l e ( x f ) ;
% g e t  r i d  o f  z e ro s  
i n d  =  f i n d  (Xm ==  0 ) ;
X m (in d ) =  e p s  *  o n e s ( l e n g t h ( i n d ) ,1 )  ;
% ta k e  j u s t  p o s i t i v e  s id e  
Xm =  X m ( l : N f f t / 2 )  ;
Xp =  X p ( l : N f f t / 2 ) ;
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% g e t  r i d  o f  t h e  s t u f f  b e lo w  m indb  
p sd  = 20 *  lo g ic (a b s (X m )  ) ;  
in d  =  f in d ( p s d  < m in d b ) ;  
p s d  ( in d )  =  m in d b * o n e s ( s iz e ( in d ) ) ;
% fre q u e n c y  s c a le
f s c a le  =  ( 0 : N f f t / 2 - l ) / N f f t  *  f s ;
% p l o t  th e  m a g n itu d e  
i f  phase  
c lg
s u b p lo t (1 + p h a s e ,1 , 1 ) ;
e n d ;
p l o t ( f s c a l e , p s d , ' w ' ) ;  
t i t l e ( 'P o w e r  S p e c t r a l  D e n s i t y ' ) ;  
y l a b e l ( 'M a g n itu d e  ( d B ) ' ) ;  
x l a b e l ( ' F re q u e n c y  ( H z ) ' ) ;
i f  p h a s e ,
% p l o t  th e  p h as e
s u b p lo t ( 2 , 1 , 2 ) ;
p l o t ( f s c a l e , X p ) ;
t i t l e ( ' P h a s e ' ) ;
y l a b e l ( 'A n g le  ( r a d ) ' ) ;
x l a b e l ( ' F re q u e n c y  ( H z ) ' ) ;
en d ;
% do i t  
drawnow;
% done
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